

'89.

# GS TTL DATA BOOK

- LOW POWER SCHOTTKY TTL
- SCHOTTKY TTL



**ELECTRONIC  
MANUFACTURERS' AGENTS**

309 Jordan Lane, N.W.  
Huntsville, Alabama 35805  
(205) 830-4030  
(800) 633-2920



**GoldStar**

# GS TTL DATA BOOK

- LOW POWER SCHOTTKY TTL
- SCHOTTKY TTL



**GoldStar**



**Notice!**

GoldStar Semiconductor reserves the right to make changes to any Information here in at any time without notice, such changes are not common and are usually minor.

GS assumes no responsibility for any problem involving a patent arising out of the application or use of any product or circuit described here in.

PRELIMINARY data sheet is issued in advanced of the availability of samples and generally indicates that at the time of printing the device is not characteried. The specifications are subject to change, are based on design goals or preliminary part evaluation, and are not guaranteed.

---

# TABLE OF CONTENTS

---

1. NUMERICAL/FUNCTIONAL INDEX .....	1-1
A. Low Power Schottky TTLs .....	1-3
B. Schottky TTLs .....	1-5
C. Miscellaneous .....	
2. FUNCTIONAL INDEX/SELECTION GUIDE .....	2-1
3. TTL CHARACTERISTICS .....	
A. Terms and Definitions .....	3-3
• VOLTAGE	
• CURRENT	
• DYNAMIC CHARACTERISTICS	
• CLASSIFICATION OF CIRCUIT COMPLEXITY	
• FUNCTIONAL DESCRIPTION	
• EXPLANATION OF FUNCTION TABLES	
B. TTL Characteristics .....	3-7
• TTL LOGIC FAMILY	
• INPUT CHARACTERISTICS	
• UNUSED INPUTS	
• OUTPUT CHARACTERISTICS	
• FANOUT CAPABILITY	
• NOISE MARGIN	
• OPEN COLLECT OUTPUTS	
C. Parameter Measurement Information .....	3-11
4. GD74LS FAMILY CIRCUITS .....	4-1
5. GD74S FAMILY CIRCUITS .....	5-1
6. QUALITY ASSURANCE MANUAL .....	6-1
7. ORDERING INFORMATION & PACKAGE DIMENSIONS .....	7-1
8. GOLDSTAR SEMICONDUCTOR SALES NETWORK .....	8-1

---



NUMERICAL/FUNCTIONAL INDEX	1
FUNCTIONAL INDEX/SELECTION GUIDE	2
TTL CHARACTERISTICS	3
GD74LS FAMILY CIRCUITS	4
GD74S FAMILY CIRCUITS	5
QUALITY ASSURANCE MANUAL	6
ORDERING INFORMATION & PACKAGE DIMENSION	7
GOLDSTAR SEMICONDUCTOR SALES NETWORK	8



# NUMERICAL/FUNCTIONAL INDEX

## A. LOW POWER SCHOTTKY TTLS

# UNDER DEVELOPMENT

TYPE NO	FUNCTION	AVAILABILITY	PAGE
GD54/74LS00	Quad 2 Input NAND Gate	NOW	4-3
GD54/74LS02	Quad 2 Input NOR Gate	NOW	4-6
GD54/74LS04	Hex Invert	NOW	4-8
GD54/74LS05	Hex Invert, OC, 5.5V	NOW	4-10
GD54/74LS06	Hex Invert, OC, 30V	NOW	4-12
GD54/74LS07	Hex Buffer, OC, 30V	NOW	4-14
GD54/74LS08	Quad 2 Input AND Gate	NOW	4-16
GD54/74LS09	Quad 2 Input AND Gate, OC	NOW	4-18
GD54/74LS10	Triple 3 Input NAND Gate	NOW	4-20
GD54/74LS11	Triple 3 Input AND Gate	NOW	4-22
GD54/74LS14	Hex Schmitt Trigger Inverter	NOW	4-24
GD54/74LS15	Triple 3 Input AND Gate, OC	NOW	4-28
GD54/74LS16	Hex Inverter OC, 15V	NOW	4-30
GD54/74LS17	Hex Buffer, OC, 15V	NOW	4-32
GD54/74LS20	Dual 4 Input NAND Gate	NOW	4-34
GD54/74LS21	Dual 4 Input AND Gate	NOW	4-36
GD54/74LS26	Quad 2 Input NAND Gate, OC, 15V	#	4-38
GD54/74LS27	Triple 3 Input NOR Gate	NOW	4-40
GD54/74LS30	8 Input NAND Gate	NOW	4-42
GD54/74LS32	Quad 2 Input OR Gate	NOW	4-44
GD54/74LS38	Quad 2 Input AND Buffer, OC	#	4-46
GD54/74LS42	4 to 10 Decoder, BCD to Decimal	#	4-48
GD54/74LS51	AND OR Inverter Gate	NOW	4-51
GD54/74LS55	2 Wide 4 Input AND OR Invert Gate	#	4-53
GD54/74LS73	Dual JK F/F (Negative Edge)	NOW	4-55
GD54/74LS74A	Dual D Type F/F	NOW	4-58
GD54/74LS75	4 Bit Bistable Latch	NOW	4-61
GD54/74LS85	4 Bit Magnitude Comparator	#	4-63
GD54/74LS86	Quad 2 Input EOR Gate	NOW	4-67
GD54/74LS90	Decade Counter	#	4-69
GD54/74LS92	Divide by 12 Counter	#	4-72
GD54/74LS93	4 Bit Binary Counter	NOW	4-75
GD54/74LS95B	4 Bit Shift Register	#	4-78
GD54/74LS107A	Dual JK F/F	#	4-81
GD54/74LS109A	Dual JK F/F	#	4-85
GD54/74LS112	Dual JK Negative Edge F/F	NOW	4-88
GD54/74LS123	Dual Monostable Multivibrator	NOW	4-91
GD54/74LS125A	Quad Bus Buffer Gate, 3S	NOW	4-94
GD54/74LS132	Quad 2 Input NAND Schmitt Trigger	#	4-96
GD54/74LS138	3 to 8 Line Decoder/Demultiplexer	NOW	4-98
GD54/74LS139	Dual 2 to 4 Line Decoder/Demultiplexer	NOW	4-101
GD54/74LS145	BCD to Decimal Decoder/Driver	#	4-103
GD54/74LS148	8 To 3 Line Octal Priority Encoder	#	4-105
GD54/74LS151	1 of 8 Data Selector/Multiplexer	NOW	4-108
GD54/74LS153	Dual 4 to 1 Data Selector	NOW	4-111

# NUMERICAL/FUNCTIONAL INDEX


TYPE NO	FUNCTION	AVAILABILITY	PAGE
GD54/74LS154	4 to 16 Line Decoder/Demultiplexer	NOW	4-113
GD54/74LS155	Decoder/Demultiplexer	NOW	4-111
GD54/74LS157	Quad 2 to 1 Line Data Selector	NOW	4-119
GD54/74LS158	Quad 2 to 1 Line Data Selector, Inverted	NOW	4-121
GD54/74LS161A	Sync 4 Bit Counter Binary	NOW	4-123
GD54/74LS163A	Sync 4 Bit Counter Binary, Sync Clear	NOW	4-128
GD54/74LS164	8 Bit Parallel Output Shift Reg.	NOW	4-132
GD54/74LS165	Parallel Load 8 Bit Shift Reg.	NOW	4-137
GD54/74LS166	8 Bit Shift Reg. PISO	NOW	4-141
GD54/74LS174	Hex D Type F/F	NOW	4-145
GD54/74LS175	Quad D Type F/F	NOW	4-148
GD54/74LS191	Sync Up/Down Counter, Binary	#	4-151
GD54/74LS193	Sync Up/Down Dual Clock Counter	NOW	4-156
GD54/74LS194A	4 Bit Bidirectional shift Reg.	NOW	4-162
GD54/74LS195A	4 Bit Parallel Access Shift Reg.	NOW	4-166
GD54/74LS221	Dual Monostable Multivibrator	#	4-170
GD54/74LS240	Octal Buffer, Inverted, 3S	NOW	4-176
GD54/74LS241	Octal Buffer, Noninverted, 3S	NOW	4-179
GD54/74LS242	Octal Bus Transceiver Inverted, 3S	NOW	4-182
GD54/74LS243	Quad Bus Transceiver, Noninverted, 3S	#	4-185
GD54/74LS244	Octal Buffer, Noninverted, 3S	NOW	4-188
GD54/74LS245	Octal Bus Transceiver, Noninverted 3S	NOW	4-191
GD54/74LS251	8 to 1 Line Data Select/MUX, 3S	#	4-194
GD54/74LS257A	Quad Data Selector, Noninverted, 3S	NOW	4-197
GD54/74LS258	Quad Data Selector, Inverted 3S	#	4-200
GD54/74LS259	8 Bit Addressable Latch	#	4-203
GD54/74LS273	Octal Type F/F	NOW	4-207
GD54/74LS280	9 Bit Odd/Even Parity Generator/Checker	NOW	4-210
GD54/74LS283	4 Bit Binary Full Adder	#	4-212
GD54/74LS298	Quad 2 Input MUX with Storage	#	4-216
GD54/74LS299	8 Bit Shift/Storage Register	NOW	4-218
GD54/74LS322	8 Bit Shift Reg. with Sign Extend	NOW	4-222
GD54/74LS365A	Hex Bus Driver, Noninverted 3S	NOW	4-226
GD54/74LS366A	Hex Bus Driver, Inverted, 3S	NOW	4-229
GD54/74LS367A	Hex Bus Driver, Noninverted, 3S	NOW	4-232
GD54/74LS368A	Hex Bus Driver, Inverted, 3S	NOW	4-235
GD54/74LS373	Octal D Type Latch	NOW	4-238
GD54/74LS374	Octal D Type F/F	NOW	4-241
GD54/74LS377	Octal D Type F/F	#	4-244
GD54/74LS390	Dual Decade Counter	#	4-247
GD54/74LS393	Dual 4 Bit Binary Counter	NOW	4-251
GD54/74LS395A	4 Bit Universal Shift Register, 3S	NOW	4-254
GD54/74LS541	Octal Buffer AND Line Driver, 3S	#	4-257
GD54/74LS590	8 Bit Binary Counter/Register	NOW	4-260
GD54/74LS612	Memory Mapper, 3S	NOW	4-264
GD54/74LS640	Octal Bus Transceiver, Inverted 3S	#	4-268
GD54/74LS646	Octal Bus Transceiver, Noninverted, 3S	NOW	4-272
GD54/74LS670	4 By 4 Register File, 3S	NOW	4-275
GD54/74LS688	8 Bit Magnitude Comparator	#	4-281

# NUMERICAL/FUNCTIONAL INDEX

## B. SCHOTTKY TTLS

TYPE NO	FUNCTION	AVAILABILITY	PAGE
GD54/74S00	Quad 2 Input NAND Gate	NOW	5-3
GD54/74S02	Quad 2 Input NOR Gate	NOW	5-5
GD54/74S04	Hex Inverter	NOW	5-7
GD54/74S05	Hex Inverter, OC	NOW	5-9
GD54/74S08	Quad 2 Input AND Gate	NOW	5-11
GD54/74S10	Triple 3 Input NAND Gate	NOW	5-13
GD54/74S20	Dual 4 Input NAND Gate	NOW	5-15
GD54/74S30	8 Input NAND Gate	NOW	5-17
GD54/74S32	Quad 2 Input OR Gate	NOW	5-19
GD54/74S51	AND OR Invert Gate	NOW	5-21
GD54/74S64	4-2-3-2 Input AND OR Invert Gate	#	5-23
GD54/74S74	Dual D Type F/F	NOW	5-24
GD54/74S85	4 Bit Magnitude Comparator	#	5-28
GD54/74S86	Quad 2 Input EOR Gate	NOW	5-32
GD54/74S112	Dual JK Negative Edge Triggered F/F	NOW	5-34
GD54/74S133	13 Input NAND Gate	NOW	5-37
GD54/74S138	3 to 8 Line Decoder/Demultiplexer	NOW	5-39
GD54/74S139	Dual 2 to 4 Line Decoder/Demultiplexer	NOW	5-41
GD54/74S153	Dual 4 To 1 Data Selector/multiplexer	#	5-43
GD54/74S157	Quad 2 to 1 Line Data Selector	#	5-45
GD54/74S158	Quad 2 to 1 Line Data Selector, Inverted	#	5-47
GD54/74S163A	Sync 4 Bit Counter, Binary	#	5-49
GD54/74S169A	4 Bit up/down Sync Counter, Binary	#	5-53
GD54/74S174	Hex D Type F/F	NOW	5-58
GD54/74S175	Quad D Type F/F	#	5-61
GD54/74S240	Octal Buffer, Inverted, 3S	#	5-64
GD54/74S242	Quad Bus Transceiver, Inverted, 3S	#	5-69
GD54/74S243	Quad Bus Transceiver, Noninverted, 3S	#	5-69
GD54/74S251	DATA Selector/Multiplexer, 3S	NOW	5-72
GD54/74S257	Quad Data Selector/MUX Noninverted, 3S	#	5-75
GD54/74S280	9 Bit Odd/Even Parity Generator/Checker	NOW	5-78
GD54/74S299	8 Bit Shift/Storage Register	#	5-81
GD54/74S374	Octal D Type F/F, 3S	NOW	5-85





NUMERICAL/FUNCTIONAL INDEX	1
FUNCTIONAL INDEX/SELECTION GUIDE	2
TTL CHARACTERISTICS	3
GD74LS FAMILY CIRCUITS	4
GD74S FAMILY CIRCUITS	5
QUALITY ASSURANCE MANUAL	6
ORDERING INFORMATION & PACKAGE DIMENSION	7
GOLDSTAR SEMICONDUCTOR SALES NETWORK	8

# FUNCTIONAL INDEX/SELECTION GUIDE

Function	Type of output		Type No	Typical propagation delay time (ns)	Typical power Dissipation per gate(mw)	package	Page
	Totem pole	open-collector					

## 1. INVERTERS and NAND GATES

Quad 2 Input NAND	o		54/74LS00	8,5	2	14 DIP	4-3
	o		54/74S00	3	19	14 DIP	5-3
	o		54/74LS26	16	2	14 DIP	4-38
Triple 3 Input NAND	o		54/74LS10	9.5	2	14 DIP	4-20
	o		54/74S10	3	19	14 DIP	5-13
Dual 4 Input NAND	o		54/74LS20	9.5	2	14 DIP	4-34
	o		54/74S20	3	19	14 DIP	5-15
8 Input NAND	o		54/74LS30	10.5	2.4	14 DIP	4-42
	o		54/74S30	6	21.25	14 DIP	5-17
13 Input NAND	o		54/74S133	6	21.25	16 DIP	5-37
Hex Inverter	o		54/74LS04	9.5	2	14 DIP	4-8
	o		54/74S04	3	19	14 DIP	5-7
Hex Inverter		o	54/74LS05	16	2	14 DIP	4-10
		o	54/74S05	5	17.5	14 DIP	5-9

## 2. NOR GATES

Quad 2 Input	o		54/74LS02	10	2.75	14 DIP	4-6
	o		54/74S02	3.5	29	14 DIP	5-5
Triple 3 Input	o		54/74LS27	10	4.5	14 DIP	4-40

## 3. AND GATES

Quad 2 Input	o		54/74LS08	12	4.25	14 DIP	4-16
	o		54/74S08	4.75	32	14 DIP	5-11
		o	54/74LS09	20	4.25	14 DIP	4-18
Triple 3 Input	o		54/74LS11	12	4.25	14 DIP	4-22
		o	54/74LS15	20	4.25	14 DIP	4-28
Dual 4 Input		o	54/74LS21	12	4.25	14 DIP	4-36

## 4. OR GATES

Quad 2 Input	o		54/74LS32	12	5	14 DIP	4-44
	o		54/74S32	4	35	14 DIP	5-19

## 5. EXCLUSIVE OR GATES

Quad 2 Input	o		54/74LS86	10	30	14 DIP	4-67
	o		54/74S86	7	250	14 DIP	5-32

# FUNCTIONAL INDEX/SELECTION GUIDE

## 6. AND-OR-INVERT GATES

Dual 2-Wide 2/3 Input	o		54/74LS51	12.5	2.75	14 DIP	4-51
	o		54/74 S51	3.5	28	14 DIP	5-21
2 Wide 4 Input	o		54/74LS55	12.3	2.75	14 DIP	4-53
4 Wide 4-2-3-2 Input	o		54/74 S64	3.5	29	14 DIP	5-23

## 7. BUFFERS/LINE DRIVERS

I: With Inverted Output, N: With Noninverted Output

Function	Type of Output			Type No.	Typ Propagation Delay Time (ns)	Max Source Current (mA)	Max Sink Current (mA)	Package	Page
	totem pole	open collector	3-State						
Octal Buffers/Line Drivers			I	74LS240	10	-15	24	20 DIP	4-176
			I	54LS240	10	-12	12	20 DIP	4-176
			I	74S240	5	-15	64	20 DIP	5-64
			I	54S240	10	-12	48	20 DIP	5-64
			N	74LS241	10	-15	24	20 DIP	4-179
			N	54LS241	10	-12	12	20 DIP	4-179
			N	74LS244	10	-15	24	20 DIP	4-188
			N	54LS244	10	-12	12	20 DIP	4-188
			N	74LS541	9.5	-15	24	20 DIP	4-257
			N	54LS541	9.5	-12	12	20 DIP	4-257
Hex Buffers/Line Drivers			N	74LS365	9.5	-2.6	24	16 DIP	4-226
			N	54LS365	9.5	-1	12	16 DIP	4-226
			I	74LS366	9.5	-2.6	24	16 DIP	4-229
			I	54LS366	9.5	-1	12	16 DIP	4-229
			N	74LS367	9.5	-2.6	24	16 DIP	4-232
			N	54LS367	9.5	-1	12	16 DIP	4-232
			I	74LS368	9.5	-2.6	24	16 DIP	4-235
			I	54LS368	9.5	-1	12	16 DIP	4-235
Quad Bus Buffers/Drivers			N	74LS125	8	-2.6	24	14 DIP	4-94
			N	54LS125	8	-1	12	14 DIP	4-94
Quad Transceiver			I	74LS242	11	-15	24	14 DIP	4-182
			I	54LS242	11	-12	12	14 DIP	4-182
			I	74S242	5.5	-15	64	14 DIP	5-69
			I	54S242	5.5	-12	48	14 DIP	5-69
			N	74LS243	12	-15	24	14 DIP	4-185
			N	54LS243	12	-12	12	14 DIP	4-185
			N	74S243	5.5	-15	64	14 DIP	5-69
			N	54S243	6.0	-12	48	14 DIP	5-69
Quad 2-Input NAND Buffer		I		74LS38	19	24		14 DIP	4-46
		I		54LS38	19	—		14 DIP	4-46



# FUNCTIONAL INDEX/SELECTION GUIDE

Function	Type of Output			Type No	Typ Propaga-tion Delay Time (ns)	Max Source Current (mA)	Max Sink Current (mA)	Package	Page
	totem pole	open collector	3-State						
Octal Transceiver			N	74LS245	12	-16	24	20 DIP	4-191
			N	54LS245	12	-12	12	20 DIP	4-191
			I	74LS640	7	-15	24	20 DIP	4-268
			I	54LS640	7	-12	48	20 DIP	4-268
			N	74LS646	12.5	-15	24	24 DIP	4-272
			N	54LS646	12.5	-12	12	20 DIP	4-272

I: With Inverted Output, N: With Noninverted Output

## 8. SCHMITT TRIGGER NAND GATES/INVERTS

Function	Type of output		Type No	Typical Delay Time(ns)	Typical Hysteresis	Package	Page
	totem pole	3-state					
Hex S/T Inverts	0		54/74LS14	15	0.8	14 DIP	4-24
Quad 2-Input NAND S/T	0		54/74LS132	15	0.8	14 DIP	4-96

## 9. J-K FLIP/FLOPS

Function	Type No	Clock Edge	Data Times		Typical Characteristics		Package	Page
			Setup (ns)	Hold (ns)	f <sub>max</sub> (MHz)	PW/FF (mW)		
Dual J/K with Clear	54/74LS73	↓	20	0	45	20	14 DIP	4-55
	54/74LS107	↓	20	0	45	10	14 DIP	4-81
Dual J/K with Set & Clear	54/74LS112	↓	20	0	45	10	16 DIP	4-88
	54/74S112	↓	3	0	125	75	16 DIP	5-34
Dual J/ $\bar{K}$ with Set & Clear	54/74LS109	↑	20	5	33	10	16 DIP	4-85

↓ Negative Edge ↑ Positive Edge

## 10. D TYPE FLIP/FLOPS

Function	Type No	Clock Edge	Data Times		Typical Characteristics		Package	Page
			Setup (ns)	Hold (ns)	f <sub>max</sub> (MHz)	PW/FF (mW)		
Dual with Set a Clear	54/74LS74	↑	25	5	33	10	14 DIP	4-58
	S74	↑	3	2	110	75	14 DIP	5-24
Hex D Type with Clear	54/74LS174	↑	20	5	40	10.6	16 DIP	4-145
	S174	↑	5	3	110	75	16 DIP	5-58
Duad Q and Q outputs	54/74LS175	↑	20	5	40	10.6	16 DIP	4-148
	S175	↑	5	3	110	75	16 DIP	5-61
Octal D Type with Clear	54/74LS273	↑	20	5	40	10.6	20 DIP	4-207

# FUNCTIONAL INDEX/SELECTION GUIDE

Function	Type No	Clock Edge	Data Times		Typical Characteristics		Package	Page
			Setup (ns)	Hold (ns)	f <sub>max</sub> (MHZ)	PW/FF (mW)		
Octal D Type, 3S	54/74LS374	↑	20	0	50	17	20 DIP	4-241
	54/74 S374	↑	5	2	100	56	20 DIP	
Octal D Type, with Enable	54/74LS377	↑	20	5	40	10.6	20 DIP	4-244

## 11. LATCHES, REGISTERS

Function	Type No.	Enable	Pre-Set	Typ Delay Time(ns)	Typ Power Diss(mW)	No.of Bits	Outputs	Package	Page
Dual 2-Bit with Indep Enable	54/74LS75		—	11	32	4	Q,Q	16 DIP	4-61
Transparent	54/74LS373		—	19	120	8	Q	20 DIP	4-238
Addressable	54/74LS259	—		17	110	8	Q	16 DIP	4-203

: Active high Level : Active Low Level

## 12. SHIFT REGISTERS

Function	Type No	No of Bits	Shift Freq (MHz)	Modes				Package	Page
				S-R	S-L	Load	Hold		
Parallel In Parallel Out (Bidirectional)	54/74LS299	8	25	o	o	o	o	20 DIP	4-218
	54/74S299	8	50	o	o	o	o	20 DIP	5-86
	54/74LS194A	4	25	o	o	o	o	16 DIP	4-162
Parallel In Parallel Out	54/74LS322	8	30	o	—	o	o	20 DIP	4-222
	54/74LS195	4	30	o	—	o	—	16 DIP	4-166
	54/74LS395A	4	30	o	—	o	—	16 DIP	4-254
	54/74LS95	4	30	o	—	o	—	14 DIP	4-78
Serial In/Parallel Out	54/74LS164	8	25	o	—	—	—	14 DIP	4-132
Parallel-In/Serial Out	54/74LS165	8	25	o	—	—	—	16 DIP	4-137
	54/74LS166	8	25	o	—	—	—	16 DIP	4-141

## 13. ASYNCHRONOUS COUNTERS

Function	Type No	Count freq (MHz)	Parallel Load	Trigger	Clear	Package	Page
Decade	54/74LS90	32	Set to 9	↓		14 DIP	4-69
4 Bit	54/74LS93	32	None	↓		14 DIP	4-75
Divide By 12	54/74LS92	32	None	↓		14 DIP	4-72
Dual Decade	54/74LS390	25	None	↓		16 DIP	4-247
Dual 4 Bit Binary	54/74LS393	25	None	↓		14 DIP	4-251

# FUNCTIONAL INDEX/SELECTION GUIDE

## 14. SYNCHRONOUS COUNTERS

Function	Type No	Count freq (MHz)	Parallel Load	Trigger	Clear	Package	Page
4 Bit Binary	54/74LS161A	25	Sync	↑	Async-L	16 DIP	4-123
	54/74LS163A	25	Sync	↑	Sync-L	16 DIP	4-128
	54/74S163A	40	Sync	↑	Sync-L	16 DIP	5-49
4 Bit Binary UP/Down	54/74LS191	20	Async	↑	None	16 DIP	4-151
	54/74LS193	25	Async	↑	Aync-H	16 DIP	4-156
	54/74S169	40	Sync	↑	Sync-L	16 DIP	5-53

## 15. MONOSTABLE MULTIVIBRATORS

Function	Type No	Direct Clear	Output Pulse Range	Typ Total Power	Package	Page
Dual	54/74LS123	Yes	116ns-∞	60mW	16 DIP	4-91
	74LS221	Yes	20ns-70s	119mW	16 DIP	4-170
	54LS221	Yes	20ns-49s	119mW	16 DIP	4-170

## 16. COMPARATOR

Function	Type No	Typical Compare time(ns)	Typ Total Power Dissipation(mW)	Package	Page
4 Bit Magnitude	54/74LS85	11.5	365	16 DIP	4-63
	54/74S85	25	52	16 DIP	5-28

## 17. DATA SELECTORS/MULTIPLEXERS

Function	Type No	Type of Output	Typical Delay Times			Package	Page
			Data to INV Output	Data to NONINV Output	From Enable		
8 Line To 1 Line	54/74LS151	2S	11	18	27	16 DIP	4-108
	54/74LS251	3S	17	21	21	16 DIP	4-194
	54/74S251	3S	4.5	8	14	16 DIP	5-72
Dual 4 Line To 1 Line	54/74LS153	2S	—	14	17	16 DIP	4-111
	54/74S153	2S	—	6	9.5	16 DIP	5-43
Quad 2 Line To 1 Line	54/74LS157	2S	—	9	14	16 DIP	4-119
	S157	2S	—	5	8	16 DIP	5-45
	54/74LS158	2S	7	—	12	16 DIP	4-121
	S158	2S	4	—	7	16 DIP	5-47
	54/74LS257	3S	—	12	20	16 DIP	4-197
	S257	3S	—	5	14	16 DIP	5-75
	54/74LS258	3S	12	—	20	16 DIP	4-200
Quad 2 To 1, with Storage	54/74LS298	2S	—	20	—	16 DIP	4-216



# FUNCTIONAL INDEX/SELECTION GUIDE

## 18. DECODERS/DEMULTIPLEXERS

Function	Type No	Type of Output	Typ Select Time (ns)	Typ Enable Time (ns)	Package	Page
4 Line To 16 Line	54/74LS154	Totempole	23	19	24 DIP	4-113
4 Line To 10 Line	54/74LS42	"	17	—	16 DIP	4-48
3 Line To 8 Line	54/74LS138	"	22	21	16 DIP	4-98
	54/74 S138	"	8	7	16 DIP	5-39
Dual 2-Line To 4 Line	54/74LS139	"	22	19	16 DIP	4-101
	54/74 S139	"	7.5	6	16 DIP	5-41
	54/74LS155	"	18	15	16 DIP	4-116

## 19. PRIORITY ENCODERS

Function	Type No	Typ delay Time	Typ Power Diss	Package	Page
Cascadable Octal	54/74LS148	15ns	60mW	16 DIP	4-105

## 20. ADDER

Function	Type No	Typ delay Time		Typ Power Diss	Package	Page
		Carry Time	Add Time			
Single 4-Bit Full ADDER	54/74LS283	11ns	15ns	24mW	16 DIP	4-212

## 21. PARITY GENERATOR/CHECKER

Function	Type No	Typ delay Time	Typ Power Diss	Package	Page
9 Bit Odd/Even Parity Gen/ Checker	54/74LS280	31ns	80mW	14 DIP	4-210
	54/74S280	13ns	335mW	14 DIP	5-78

## 22. REGISTER FILES

Function	Type No	Typ power Diss	Typ delay Time		Package	Page
			Write Time	Read Time		
4 By 4, with 3S Output	54/74LS670	135mw	24ns	19ns	20 DIP	4-275



NUMERICAL/FUNCTIONAL INDEX	1
FUNCTIONAL INDEX/SELECTION GUIDE	2
TTL CHARACTERISTICS	3
GD74LS FAMILY CIRCUITS	4
GD74S FAMILY CIRCUITS	5
QUALITY ASSURANCE MANUAL	6
ORDERING INFORMATION & PACKAGE DIMENSION	7
GOLDSTAR SEMICONDUCTOR SALES NETWORK	8

## A. TERMS AND DEFINITIONS

### VOLTAGES

 **$V_{IH}$  High-level input voltage**

An input voltage level within the more positive (less negative) of the two ranges of values used to represent the binary variables. A minimum value is specified which is the least-positive (most-negative) value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

 **$V_{IL}$  Low-level input voltage**

An input voltage level with the less positive (more negative) of the two ranges of values used to represent the binary variables. A maximum value is specified which is the most-positive (least-negative) value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

 **$V_{T+}$  Positive-going threshold voltage**

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage,  $V_{T-}$ .

 **$V_{T-}$  Negative-going threshold voltage**

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage,  $V_{T+}$ .

 **$V_{OH}$  High-level output voltage**

The voltage at an output terminal for a specified output current  $I_{OH}$  with input conditions applied that according to the product specification will establish a high level at the output.

 **$V_{OL}$  Low-level output voltage**

The voltage at an output terminal for a specified output current  $I_{OL}$  with input conditions applied that according to the product specification will establish a low level at the output.

 **$V_{O(on)}$  On-state output voltage**

The voltage at an output terminal for a specified output current with input conditions applied that according to the product specification will cause the output switching element to be in the on state.

Note: This characteristic is usually specified only for outputs not having internal pull-up elements.

 **$V_{O(off)}$  Off-state output voltage**

The voltage at an output terminal for a specified output current with input conditions applied that according to the product specification will cause the output switching element to be in the off state.

Note: This characteristic is usually specified only for outputs not having internal pull-up elements.

### CURRENT

 **$I_{IH}$  High-level input current**

The current flowing into\* an input when a specified high-level voltage is applied to that input.

 **$I_{IL}$  Low-level input current**

The current flowing into\* an input when a specified low-level voltage is applied to that input.

 **$I_{OH}$  High-level output current**

The current flowing\* the output with a specified high-level output voltage  $V_{OH}$  applied.

Note: This parameter is usually specified for open-collector outputs intended to drive other logic circuits.

\* Current flowing out of a terminal is a negative value.

 **$I_{OL}$  Low-level output current**

The current flowing the output with a specified Low-level output voltage  $V_{OL}$  applied.

 **$I_{O(off)}$  Off-state output current**

The current flowing into\* an output with a specified output voltage applied and input conditions applied that according to the product specification will cause the output switching element to be in the off state.

Note: This parameter is usually specified for open-collector outputs intended to drive devices other than logic circuits or for three-state outputs.

 **$I_{OS}$  Short-circuit output current**

The current flowing into\* an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

# TTL CHARACTERISTICS

 **$I_{CCH}$  Supply current, output(s) high**

The current flowing into\* the  $V_{CC}$  supply terminal of a circuit when the reference output(s) is (are) at a high-level voltage.

 **$I_{CCL}$  Supply current, output(s) low**

The current flowing into\* the  $V_{CC}$  supply terminal of a circuit when the reference output(s) is (are) at a low-level voltage.

## DYNAMIC CHARACTERISTICS

 **$f_{max}$  Maximum clock frequency**

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause a change of output state with each clock pulse.

 **$t_{PHZ}$  Output disable time (of a three-state output) from high level**

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.

 **$t_{PLZ}$  Output disable time (of a three-state output) from low level**

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.

 **$t_{PLH}$  Propagation delay time, low-to-high-level output**

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

 **$t_{PHL}$  Propagation delay time, high-to-low-level output**

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

 **$t_{TLH}$  Transition time, low-to-high-level output**

The time between a specified low-level voltage and a specified high-level voltage on a waveform that is changing from the defined low level to the defined high level.

 **$t_{THL}$  Transition time, high-to-low-level output**

The time between a specified high-level voltage and a specified low-level voltage on a waveform that is changing from the defined high level to the defined low level.

 **$t_w$  Average pulse width**

The time between 50-percent-amplitude points on the leading and trailing edges of a pulse.

 **$t_{hold}$  Hold time**

The time interval for which a signal or pulse is retained at a specified input terminal after an active transition occurs at another specified input terminal.

\* Current flowing out of a terminal is a negative value.

 **$t_{release}$  Release time**

The time interval between the release from a specified input terminal of data intended to be recognized and the occurrence of an active transition at another specified input terminal.

 **$t_{setup}$  Setup time**

The time interval for which a signal is applied and maintained at a specified input terminal before an active transition occurs at another specified input terminal.

 **$t_{PZH}$  Output enable time (of a three-state output) to high level**

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.

 **$t_{PZL}$  Output enable time (of a three-state output) to low level**

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.

## CLASSIFICATION OF CIRCUIT COMPLEXITY

### **Gate equivalent circuit**

A basic unit-of-measure of relative digital-circuit complexity. The number of gate equivalent circuits is that number of individual logic gates that would have to be interconnected to perform the same function.

### **LSI Large-scale integration**

A concept whereby a complete major subsystem or system function is fabricated as a single microcircuit. In this context a major subsystem or system, whether logical or linear, is considered to be one that contains 100 or more equivalent gates or circuitry of similar complexity.

### **MSI Medium-scale integration**

A concept whereby a complete subsystem or system function is fabricated as a single microcircuit. The subsystem or system is smaller than for LSI, but whether digital or linear, is considered to be one that contains 12 or more equivalent gates or circuitry of similar complexity.

### **SSI Small-scale integration**

Integrated circuits of less complexity than medium-scale integration (MSI)



## FUNCTIONAL DESCRIPTIONS

**Buffer:** A logic gate with high output drive capability, or fan-out. Buffers are used where a single circuit must drive a large number of loads.

**Comparator:** A logic circuit that will compare two separate input signals and produce an output based on that comparison. A simple comparator is the Exclusive-NOR gate, which produces a high level output only when its two inputs are identical.

**Counter:** A logic circuit that counts the number of input pulses it receives. Counters can be used for frequency division, counting, and sequencing digital operations. Common counter configurations are Binary, where the device counts from 0 to 15 and Decade, where the device counts from 0 to 9.

**Data Selector/Multiplexer:** A logic circuit that will select one of several input signals and feed that signal onto a common bus line. It can be thought of as a multipole, multiposition switch with each switch pole representing one output and each switch position representing one input.

**Decoder/Demultiplexer:** A logic circuit that is the complement of the Data Selector/Multiplexer; that is, this circuit takes an input signal and feeds it to any one of several output lines depending on the information placed on its steering, or control, inputs.

**Driver:** Same as Buffer, above.

**Flip-Flop:** A logic circuit that is used to store information. A flip-flop is called "bistable" since it has two stable states.

**Gate:** The basic building block of all logic circuits; an element whose output is a Boolean function of its inputs. The basic functions are the AND, OR, and NOT. By combining these functions, NAND, NOR, and Exclusive-OR and Exclusive-NOR gates are built.

**Latch:** A bistable element that latches, or holds, data which is present at its input at the time the Enable input goes to its inactive state. When the Enable input is active, the data, present at the input, is passed directly to the output, similar to the operation of a gate.

**One-Shot:** Monostable multivibrator; a flip-flop that only has one stable state. When triggered by an input transient, it flips to its unstable state for a time period determined by an external R-C network connected to its timing inputs, and then returns to its stable state.

**Shift Register:** A series of flip-flops in which the data signal is shifted out of one flip-flop and into the succeeding flip-flop during an active transition on the clock input.

**Transceiver:** A logic circuit that can transmit data onto a bus line and receive data off of the bus line using the same terminal as an input and output. The direction of signal flow is determined by logic levels present at a Direction Control input.

## Other Terms

**Asynchronous:** A mode of operation that does not require any specific timing relationship between different control inputs.

**Open Collector:** Output configuration that has no internal pullup. This configuration enables outputs that are connected together (wire-OR) to assume opposite states without incurring damage.

**Schmitt Trigger:** An input configuration that has a different threshold point depending on whether the input signal is rising or falling. This is especially useful in electrically noisy environments.



**Synchronous:** A mode of operation where specific timing requirements must be met between control inputs before an indicated action can occur.

**Totem Pole:** An output configuration that contains an internal pullup structure, usually a transistor pullup allowing higher output drive capability than is available with open collector outputs.

**TRI-STATE:** A registered trademark for a circuit configuration in which the device output can be switched 'off' during which time the output presents a very high impedance to the bus it is connected to. This allows multiple outputs to be connected to a bus line while only one output drives the line, the other outputs being switched into their high impedance states.

## EXPLANATION OF FUNCTION TABLES

The following symbols are used in the function tables found in data sheets:

H	= high logic level (steady state)
L	= low logic level (steady state)
↑	= transition from low to high logic level
↓	= transition from high to low logic level
X	= irrelevant (any level, including transitions)
Z	= off (high impedance) state of a TRI-STATE output
a...h	= the level of steady state inputs at inputs A through H respectively
Q <sub>0</sub>	= the level of Q before the indicated steady state input conditions were established
$\overline{Q}_0$	= complement of Q <sub>0</sub> or level of Q before the indicated steady state input conditions were established
Q <sub>n</sub>	= level of Q before the most recent active transition indicated by ↑ or ↓
	= one high level pulse
	= one low level pulse
toggle	= each output changes to the complement of its previous level on each active transition indicated by ↑ or ↓

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

## B. TTL CHARACTERISTICS

### 1. TTL LOGIC FAMILY

Series 54/74 transistor-transistor logic has, since its introduction in 1965, become the most popular digital integrated circuit logic family ever offered and is probably the easiest to use medium-to-high performance logic circuits available.

Digital integrated circuits have historically been characterised for both speed and power. Each families have advantages and disadvantages over the previous families. Today Gold Star Semiconductor provides two basic bipolar logic families.

Low Power Schottky (GD 54/74 LSxxx)  
Schottky (GD 54/74 Sxxx)

#### 1) Low Power Schottky

Low-power Schottky TTL integrated circuits are now firmly established as the standard logic configuration for new high performance system designs. They have essentially entirely replaced standard "gold-doped" TTL devices in all applications. In addition, they have relegated the other logic speed (ECL) or low power for battery operated operation (CMOS) is mandatory.

GD 54/74LS Series

- Typical  $t_{pd}$  9.5ns/gate at 2mw
- Typical Register  $f_{max}$  = 40 MHz

The first application of the low power technology to a commercially available product was to redesign the most popular elements of the standard, gold-doped 54/74 TTL family in LS. This provided a set of functions pin-for-pin and speed compatible with the earlier TTL parts, but requiring as little as 20% of the power. The basic gate design for a 54LS/74LS element is shown in Figure 1. This offers a typical propagation delay of 10ns at 2mW power dissipation. Similar improvements have been made in power requirements for flip-flops and MSI functions.

This LS family offers many advantages to the system designers over the older standard TTL functions.

- Lower supply currents permit the use of smaller, lower cost power supplies.
- Reduced power dissipation generates less heat and simplifies cooling needs and allows increased board packing density.
- Lower on-chip operating temperatures decrease IC failure rates, thus improving system reliability.
- Lower operating currents reduce outputs spiking, leading to a decrease in noise generation and associated system problems.
- As the input load current requirements of Low-Power Schottky are only 25% of standard TTL, the new circuits are easier to interface with MOS elements, such as memories and microprocessors.




Figure 1. GD 74LS TTL Gate

- Provided input and output loading rules are obeyed, as the functions and pin-outs are identical to those of the earlier TTL families, it is easy to upgrade existing systems.

#### 2) Schottky

This family features the high switching speed of unsaturated bipolar emitter-coupled logic, but consumes more power than standard TTL devices.

GD54/74 S Series

- Typical  $t_{pd}$  3ns/gate at 20 mw
- Typical Register  $f_{max}$  = 70 MHz

To achieve this high speed, the schottky barrier diode is incorporated as a clamp to divert the excess base current and to prevent the transistor from reaching deep saturation.

## 2. INPUT CHARACTERISTICS

Figure 3-1 shows the input characteristics of an LS-TTL circuit. Input diode breakdown is typically greater than 15V and input leakage current above 1.5V is negligible. As the input voltage falls below 1.3V, gate current starts flowing out of the input, denoting the transition region. For input voltage between 1.0V and -0.3V, the I-V characteristics has the slope of the 24K $\Omega$  gate pull-up resistor. The clamping diode conducts and the current increases rapidly when the input voltage goes below about -0.3V. Typical transfer characteristics can be found in Figure 3-2 and input threshold variation with temperature information is provided in Table 3-1.




Fig. 3-1 LS-TTL Input Characteristics Figure




Fig. 3-2 Typical Output vs Input Voltage Characteristic

TYPE	-55°C	+25°C	+125°C
S	1.5	1.3	1.1
LS	1.2	1.0	0.8

TABLE 3-1

TYPICAL INPUT THRESHOLD VARIATION WITH TEMPERATURE

## 3. UNUSED INPUTS

An unused input to an AND or NAND gate should not be left floating as it can act as an antenna for noise. On devices with storage, such as latches, registers and counters, it is particularly important to terminate unused inputs (MR, PE, PL, CP) properly since a noise spike on these inputs might change the contents of the memory. This technique optimizes switching speed as the distributed capacitance associated with the floating input, bond wire and package leads is eliminated. To terminate, the input should be held between 2.4V and the maximum input voltage. One method of achieving this is to connect the unused input to V<sub>CC</sub>. Most LS inputs have a breakdown voltage >7V and require no series resistor. Devices specified with a maximum 5.5 volt breakdown should use a 1k $\Omega$  to 10k $\Omega$  current limiting series resistor to protect against V<sub>CC</sub> transients. Another method is to connect the unused input to the output of an unused gate that is forced HIGH. Do not connect an unused input to another input of the same NAND or AND function. Although recommended for standard TTL with LS this increases the input coupling capacitance and reduces A.C. noise immunity.

## 4. OUTPUT CHARACTERISTICS

The typical V<sub>OL</sub> versus I<sub>OL</sub> characteristics of LS devices are shown in Figure 5-1. MOST 74LS functions are specified at V<sub>OL</sub>=0.4V at I<sub>OL</sub>=4mA and 0.5V at 8mA. Some newer designs are being guaranteed at I<sub>OL</sub> of 12mA and 24mA. The typical V<sub>OH</sub> versus I<sub>OH</sub> curves are shown in Figure 5-2.





Figure 5-1 V<sub>OL</sub> vs I<sub>OL</sub> Typical LS Device Curve



**Figure 5-2  $V_{OH}$  vs  $I_{OH}$   
Typical Is Device Curve**

## 5. FAN OUT CAPABILITY

The fan-out capability of a logic family indicates the number of inputs which can be driven by a single output. The input and output loading parameter of all families are defined as follow.

1 TTL Unit Load(U.L) =  $40\mu A$   
in the High State (Logic H)

1 TTL Unit Load(U.L) =  $1.6mA$   
in the Low State (Logic L)

PINS	54/74 S(U.L) HIGH / LOW	54/74 LS(U.L) HIGH / LOW
Inputs	1.25 / 1.25	0.5 / 0.25
Outputs	25 / 12.5	10 / 5.0

Example) Input Load.

\* The GD74LS00 gate which has an  $I_{IL}$  of  $0.4mA$  and an  $I_{IH}$  of  $20\mu A$ , has an input Low load factor of

$$\frac{0.4 \text{ mA}}{1.6 \text{ mA}} = 0.25 \text{ U.L.}$$

an input High Load factor of

$$\frac{20 \mu A}{40 \mu A} = 0.5 \text{ U.L.}$$

Example) Output Load

\* The output of the GD74LS00 gate will sink  $8.0 \text{ mA}$  in the Low State and SOURCE  $400 \mu A$  in the High State. The normalized output Low driver factor is

$$\frac{8.0 \text{ mA}}{1.6 \text{ mA}} = 5.0 \text{ U.L.}$$

and the output High driver factor is

$$\frac{400 \mu A}{40 \mu A} = 10 \text{ U.L.}$$

## 6. NOISE MARGIN

The D.C. Noise margin of a digital system are defined as follows.

$$\text{Logic High Noise Margin} = V_{OH} - V_{IH}$$

$$\text{Logic Low Noise Margin} = V_{IL} - V_{OL}$$

These parameters for LS devices are shown Table 6-1

PARAMETERS	54LS/74LS LOW-POWER SCHOTTKY				
	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{OL}$	$I_{OL} = 4.0mA$			0.4	V
	$I_{OL} = 8.0mA$ (COM'L only)			0.5	
$V_{OH}$	$I_{OH} = -400\mu A$	MIL	2.5	3.4	V
		COM'L	2.7	3.4	
$V_{IL}$	Logic Low	MIL		0.7	V
		COM'L		0.8	
$V_{IH}$	Logic High	2.0			V
$I_{IL}$	$V_{IN} = 0.4V$			-0.38	mA
$I_{IH}$	$V_{IN} = 2.7V$			20	$\mu A$

Table 6-1a

PARAMETER	54S/74S SCHOTTKY TTL				
	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{OL}$	$I_{OL} = 20mA$		0.3	0.5	V
$V_{OH}$	$I_{OH} = -1.0mA$	MIL	2.5	3.4	V
		COM'L	2.7	3.4	
$V_{IL}$	Logic LOW			0.8	V
$V_{IH}$	Logic HIGH	2.0			V
$V_{IL}$	$V_{IN} = 0.5V$			-2.0	mA
$I_{IH}$	$V_{IN} = 2.7V$			50	$\mu A$

Table 6-2a



Table 6-2 compares the guaranteed noise margin values for the LS and S devices.

Table 6-2a

**LOW Level Noise Margins (Military)**

From \ To	LS	S	Units
LS	300	400	mV
S	200	300	mV

From  $V_{OL}$  to  $V_{IL}$

Table 6-2b

**HIGH Level Noise Margins (Military)**

From \ To	LS	S	Units
LS	500	500	mV
S	500	500	mV

From  $V_{OH}$  to  $V_{IH}$

Table 6-2c

**LOW Level Noise Margins (Commercial)**

From \ To	LS	S	Units
LS	700	700	mV
S	700	700	mV

From  $V_{OH}$  to  $V_{IH}$

Table 6-2d

**HIGH Level Noise Margins (Commercial)**

From \ To	LS	S	Units
LS	300	300	mV
S	300	300	mV

From  $V_{OL}$  to  $V_{IL}$

## 7. Open Collector Outputs


Open-collector devices are totem pole outputs where the upper output (usually a Darlington transistor) is left out of the circuit. As such, these devices have no active logic high drive and cannot be used to drive a line high. The advantage to open-collector devices is that a number of outputs can be directly tied together.

When dealing with open-collector devices, it must be noted that each output requires a resistive pull-up, usually tied to  $V_{CC}$ . (By using high voltage outputs, one can tie the resistor pull-up to a voltage higher than  $V_{CC}$ .) Designers often try to get away with tying the output to an input and relying on the  $I_{IL}$  current to pull up the output. This is unwise, as it is just like leaving inputs floating: the input is very susceptible to noise and can easily give false signals. Shown below are two equations that can be used to determine the min/max range of the pull-up resistor.


$$R_{MAX} = \frac{(V_{CC(MIN)} - V_{OH})}{(N1 \cdot I_{OH} + N2 \cdot I_{IH})}$$

$$R_{MIN} = \frac{(V_{CC(MIN)} - V_{OL})}{(I_{OL} - N2 \cdot I_{IL})}$$

where: N1 = the number of open-collector devices tied together,  
N2 = the number of inputs being driven on the line.



**FIG. 6-1 VOLTAGE TRANSFER FUNCTION OF AN S-TTL GATE**




**FIG. 6-1 VOLTAGE TRANSFER FUNCTION OF AN LS-TTL GATE**


Figure 6-1 and 6-2 shows the transfer characteristics of S-TTL, LS-TTL inverting gates, respectively. The steepest part of a particular curve, where the output changes rapidly, for small changes in input, is called the threshold voltage input signals above or below this region cause little or no change in output and thus are of no concern. Problems can occur when an input voltage, where steady-state, transient or a combination of both, causes an output voltage to rise or fall into the threshold region of its driven loads. Thus, noise of check this magnitude can propagate, which is a useful criterion.




## C-1. PARAMETER MEASUREMENT INFORMATION (GD74LS DEVICES)




LOAD CIRCUIT FOR BI-STATE  
TOTEM-POLE OUTPUTS




LOAD CIRCUIT FOR  
OPEN-COLLECTOR OUTPUTS




LOAD CIRCUIT FOR  
THREE-STATE OUTPUTS




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PULSE WIDTHS



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES




VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES, THREE STATE OUTPUTS

NOTES: C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that output is high except when disabled by the output control.


NOTES: D. When measuring propagation delay times of 3-state outputs, switches S<sub>1</sub> and S<sub>2</sub> are closed.

NOTES: E. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>out</sub> ≈ 50Ω and:  
For Series 54LS/74LS, t<sub>r</sub> ≤ 15 ns, t<sub>f</sub> ≤ 6 ns.


## C-1. PARAMETER MEASUREMENT INFORMATION (GD74S DEVICES)




LOAD CIRCUIT FOR  
BISTATE  
TOTEM-POLE OUTPUTS




LOAD CIRCUIT FOR  
OPEN-COLLECTOR OUTPUTS




LOAD CIRCUIT FOR  
THREE-STATE OUTPUTS




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PULSE WIDTHS



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

### NOTES:

- $C_L$  includes probe and jig capacitance
- All diodes are 1N916 or 1N3064.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- When measuring propagation delay times of 3-state outputs, switches S1 and S2 are closed.
- All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_{out} \approx 50 \Omega$  and: For Series 54S/74S,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .



NUMERICAL/FUNCTIONAL INDEX	1
FUNCTIONAL INDEX/SELECTION GUIDE	2
TTL CHARACTERISTICS	3
GD74LS FAMILY CIRCUITS	4
GD74S FAMILY CIRCUITS	5
QUALITY ASSURANCE MANUAL	6
ORDERING INFORMATION & PACKAGE DIMENSION	7
GOLDSTAR SEMICONDUCTOR SALES NETWORK	8


# GD54/74LS00

## QUADRUPLE 2-INPUT POSITIVE NAND GATES

### Description

This device contains four independent 2-input NAND gates. It performs the Boolean functions  $Y = \overline{A \cdot B}$  or  $Y = \overline{A + B}$  in positive logic.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

### Circuit Schematic (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
T <sub>A</sub>	Operating free-air temperature	54	−55	125		°C
		74	0	70		

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage			54			0.7	V
				74			0.8	
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage		$V_{CC} = \text{Min}, I_{OH} = \text{Max}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	54	2.5		3.4	V
				74	2.7		3.4	
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{Min}, V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54, 74	0.25	0.4	V
				$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{Max}, V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current		$V_{CC} = \text{Max}, V_I = 2.7\text{V}$				20	$\mu A$
$I_{IL}$	Low-level input current		$V_{CC} = \text{Max}, V_I = 0.4\text{V}$				-0.4	mA
$I_{OS}$	Short-circuit output current		$V_{CC} = \text{Max}$ (Note 2)		-20		-100	$\mu A$
$I_{CCH}$	Supply current	Total with outputs high	$V_{CC} = \text{Max}$			0.8	1.6	mA
$I_{CCL}$		Total with outputs low	$V_{CC} = \text{Max}$			2.4	4.4	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$	9	15		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		10	15		ns


#For load circuit and voltage waveforms, see page 3-11.



Application Example


Crystal Clock Generator

(1) GD74LS00



Frequency (MHz)	C <sub>1</sub> (pF)	C <sub>2</sub> (pF)
1~ 3	47	24
3~ 4	47	22
4~ 6	22	24
6~ 8	22	22
8~10	10	20
10~13	0	20
13~16	0	18

(2) GD74LS04



# GD54/74LS02

## QUADRUPLE 2-INPUT POSITIVE-NOR GATES


### Description

This device contains four independent 2-input NOR gates. It performs the Boolean functions  $Y = \overline{A \cdot B}$  or  $Y = \overline{A + B}$  in positive logic.

### Function Table


INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Circuit Schematic (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

**Electrical Characteristics** over recommended operating free air temperature (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage		54		0.7	V
			74		0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, I_{OH} = \text{Max}$	54	2.5	3.4	V
			74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, I_{OL} = 4\text{mA}$	54,74	0.25	0.4	V
		$V_{IH} = \text{Min}, I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1	$\text{mA}$
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu A$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4	$\text{mA}$
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-20		-100	$\text{mA}$
$I_{CCH}$	Supply current	Total with outputs high	$V_{CC} = \text{Max}$	1.6	3.2	$\text{mA}$
$I_{CCL}$		Total with outputs low	$V_{CC} = \text{Max}$	2.8	5.4	$\text{mA}$

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		10	15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			10	15	ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS04

## HEX INVERTERS


### Description

This device contains six independent inverters. It performs the Boolean function  $Y = \bar{A}$ .

### Function Table (each inverter)


INPUT	OUTPUT
A	Y
H	L
L	H

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Circuit Schematic (each inverter)



### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- 74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
T <sub>A</sub>	Operating free-air temperature	54	−55			°C
		74	0			
			70			

## Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT	
V <sub>IH</sub>	High-level input voltage				2			V	
V <sub>IL</sub>	Low-level input voltage				54	0.7		V	
					74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.5	V	
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IL</sub> =Max		54	2.5	3.4	V	
			I <sub>OH</sub> =Max		74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min	I <sub>OL</sub> =4mA	54,74	0.25		0.4	V
			V <sub>IH</sub> =Min	I <sub>OL</sub> =8mA	74	0.35		0.5	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V				0.1	mA	
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				20	μA	
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V				−0.4	mA	
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−20		−100	mA	
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max		1.2		2.4	mA	
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max		3.6		6.6	mA	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		9	15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			10	15	ns

#For load circuit and voltage wave forms, see page 3-11.



# GD54/74LS05

## HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

### Description

This device contains six independent inverters. It performs the Boolean function  $Y = \overline{A}$ . The open collector outputs require pull-up resistor to perform correctly. Open-collector devices are often used to generate higher  $V_{OH}$  levels.

### Function Table (each inverter)

INPUT	OUTPUT
A	Y
H	L
L	H


### Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC}(\text{Min}) - V_{OH}}{N_1(I_{OH}) + N_2(I_{IH})}$$

$$R_{MIN} = \frac{V_{CC}(\text{Max}) - V_{OL}}{I_{OL} - N_3(I_{IL})}$$


Where:  $N_1(I_{OH})$  = total maximum output high current for all outputs tied to pull-up resistor  
 $N_2(I_{IH})$  = total maximum input high current for all inputs tied to pull-up resistor  
 $N_3(I_{IL})$  = total maximum input low current for all inputs tied to pull-up resistor

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Circuit Schematic (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- output voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C
- 74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$V_{OH}$	High-level output voltage	54, 74			5.5	V
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage			54			0.7	V
				74			0.8	
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$I_{OH}$	High-level output current		$V_{CC} = \text{Min}, V_{IL} = \text{Min}$ $V_{OH} = \text{Max}$				100	$\mu\text{A}$
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{Min}$ $V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54, 74	0.25	0.4	V
				$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{Max}, V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current		$V_{CC} = \text{Max}, V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current		$V_{CC} = \text{Max}, V_I = 0.4\text{V}$				-0.4	mA
$I_{CCH}$	Supply current	Total with outputs high	$V_{CC} = \text{Max}$			1.2	2.4	mA
$I_{CCL}$		Total with outputs low	$V_{CC} = \text{Max}$			3.6	6.6	mA

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		17	32	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			15	28	ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS06

## HEX INVERTED BUFFERS WITH OPEN-COLLECTOR OUTPUTS

### Features

- High Output Voltage(30V)
- High Speed( $t_{PD}=8.5nS$  typical)
- Low Power Dissipation( $P_D=18mW$  per Gate)


### Description

This device contains hex inverted buffers with open-collector. It performs the Boolean function  $Y=\bar{A}$  in positive Logic.

### Function Table(each inverter)


INPUT	OUTPUT
A	Y
H	L
L	H

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Circuit Schematic (each inverter)



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Output voltage ..... 30V
- Operating free-air temperature range 54LS .....  $-55^{\circ}C$  to  $125^{\circ}C$
- ..... 74LS .....  $0^{\circ}C$  to  $70^{\circ}C$
- Storage temperature range .....  $-65^{\circ}C$  to  $150^{\circ}C$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$V_{OH}$	High-level output voltage	54, 74			30	V
$I_{OL}$	Low-level output current	54			30	mA
		74			40	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage			54			0.8	V
				74			0.8	
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{Min}, I_I = -12\text{mA}$				-1.5	V
$I_{OH}$	High-level output current		$V_{CC} = \text{Min}, V_{IL} = \text{Max}, V_{OH} = \text{Max}$				250	$\mu\text{A}$
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{Min}$	$I_{OL} = 16\text{mA}$			0.4	V
			$V_{IH} = \text{Min}$	$I_{OL} = \text{Max}$			0.7	
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{Max}, V_I = 5.5\text{V}$				1	mA
$I_{IH}$	High-level input current		$V_{CC} = \text{Max}, V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current		$V_{CC} = \text{Max}, V_I = 0.4\text{V}$				-0.2	mA
$I_{CCH}$	Supply current	Total with outputs high	$V_{CC} = \text{Max}$			9	18	mA
$I_{CCL}$		Total with outputs low	$V_{CC} = \text{Max}$			35	60	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 110\Omega$		7	15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			10	20	

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS07

## HEX NON-INVERTED BUFFERS WITH OPEN-COLLECTOR OUTPUTS

### Features

- High Output Voltage(30V)
- High Speed( $t_{PD}=12\text{ nS}$  typical)
- Low Power Dissipation ( $P_D=13\text{mW}$  per Gate)


### Description

This device contains hex non inverted buffers with open-collector. It performs the Boolean function  $Y=A$  in positive Logic.

### Function Table(each inverter)


INPUT	OUTPUT
A	Y
H	H
L	L

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Circuit Schematics (each inverter)



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Output voltage ..... 30V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$V_{OH}$	High-level output voltage	54, 74			30	V
$I_{OL}$	Low-level output current	54			30	mA
		74			40	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage			54			0.8	V
				74			0.8	
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{Min}$ , $I_I = -12\text{mA}$				-1.5	V
$I_{OH}$	High-level output current		$V_{CC} = \text{Min}$ , $V_{IH} = \text{Min}$ , $V_{OH} = \text{Max}$				250	$\mu\text{A}$
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{Min}$	$I_{OL} = 16\text{mA}$			0.4	V
			$V_{IL} = \text{Max}$	$I_{OL} = \text{Max}$			0.7	
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{Max}$ , $V_I = 5.5\text{V}$				1	mA
$I_{IH}$	High-level input current		$V_{CC} = \text{Max}$ , $V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current		$V_{CC} = \text{Max}$ , $V_I = 0.4\text{V}$				-0.2	mA
$I_{CCH}$	Supply current	Total with outputs high	$V_{CC} = \text{Max}$			7	14	mA
$I_{CCL}$		Total with outputs low	$V_{CC} = \text{Max}$			25	45	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}$ , $R_L = 110\Omega$		6	10	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			18	30	

#For load circuit and voltage waveforms, see page 3-11.



**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage	54		0.7		V
		74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IH} = \text{Min}$	54	2.5	3.4	V
		$I_{OH} = \text{Max}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, I_{OL} = 4\text{mA}$	54, 74	0.25	0.4	V
		$V_{IL} = \text{Max}, I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu A$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-20		-100	mA
$I_{CCH}$	Supply current	Total with outputs high	$V_{CC} = \text{Max}$	2.4	4.8	mA
$I_{CCL}$		Total with outputs low	$V_{CC} = \text{Max}$	4.4	8.8	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		8	15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			10	20	ns

#For load circuit and voltage wave forms, see page 3-11.

# GD54/74LS09

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$V_{OH}$	High-level output voltage	54, 74			5.5	V
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage	54		0.7		V
		74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$I_{OH}$	High-level output current	$V_{CC} = \text{Min}, V_{IH} = \text{Min}$ $V_{OH} = \text{Max}$			100	$\mu\text{A}$
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $I_{OL} = 4\text{mA}$	54, 74	0.25	0.4	V
		$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4	mA
$I_{CCH}$	Supply current	Total with outputs high $V_{CC} = \text{Max}$		2.4	4.8	mA
$I_{CCL}$		Total with outputs low $V_{CC} = \text{Max}$		4.4	8.8	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		20	35	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			17	35	ns

#For load circuit and voltage waveforms, see page 3-11.



# GD54/74LS10

## TRIPLE 3-INPUT POSITIVE NAND GATES

### Description


This device contains three independent 3-input NAND gates. It performs the Boolean functions  $Y = \overline{A \cdot B \cdot C}$  or  $Y = \overline{A + B + C}$  in positive logic.

### Function Table (each gate)

INPUTS		OUTPUT
A	N*	Y
L	L	H
H	L	H
L	H	H
H	H	L


\*  $N = B \cdot C$

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Circuit Schematic (each gate)



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
T <sub>A</sub>	Operating free-air temperature	54	−55			°C
		74	0			

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT	
V <sub>IH</sub>	High-level input voltage				2			V	
V <sub>IL</sub>	Low-level input voltage				54	0.7		V	
					74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.5	V	
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, I <sub>OH</sub> =Max, V <sub>IL</sub> =Max		54	2.5	3.4	V	
					74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min, V <sub>IH</sub> =Min	I <sub>OL</sub> =4mA	74	0.25	0.4	V	
				I <sub>OL</sub> =8mA	74	0.35	0.5		
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V				0.1	mA	
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				20	μA	
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V				−0.4	mA	
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)				−20	−100	mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max				0.6	1.2	mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max				1.8	3.3	mA

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

## Switching Characteristics, $V_{CC}=5\text{V}$ , $T_A=25^{\circ}\text{C}$

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L=15\text{pF}$ , $R_L=2\text{k}\Omega$	9		15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		10		15	ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS11

## TRIPLE 3-INPUT POSITIVE AND GATES

### Description


This device contains three independent 3-input AND gates. It performs the Boolean functions  $Y = A \cdot B \cdot C$  or  $Y = \bar{A} + \bar{B} + \bar{C}$  in positive logic.

### Function Table (each gate)

INPUTS		OUTPUT
A	N*	Y
L	L	L
H	L	L
L	H	L
H	H	H


\*  $N = B \cdot C$

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Circuit Schematic (each gate)



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT	
V <sub>IH</sub>	High-level input voltage				2			V	
V <sub>IL</sub>	Low-level input voltage				54	0.7		V	
					74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.5	V	
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min V <sub>IH</sub> =Min		54	2.5	3.4	V	
			I <sub>OH</sub> =Max		74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min	I <sub>OL</sub> =4mA	54,74	0.25		0.4	V
			V <sub>IL</sub> =Max	I <sub>OL</sub> =8mA	74	0.35		0.5	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V				0.1	mA	
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				20	μA	
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V				−0.4	mA	
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−20		−100	mA	
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max		1.8		3.6	mA	
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max		3.3		6.6	mA	

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

**Switching Characteristics,  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L=15\text{pF}$ , $R_L=2\text{k}\Omega$		8	15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			10	20	ns

#For load circuit and voltage wave forms, see page 3-11.

# GD54/74LS14

## HEX SCHMITT-TRIGGER INVERTERS


### Description

This device contains six independent gates each of which performs the logic INVERT function. Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter free output.


### Function Table (each inverter)

INPUT	OUTPUT
A	Y
L	H
H	L

### Parameter Measurement Information



### Load Circuit





VOLTAGE WAVEFORMS

Note: A. All diodes are IN916 or IN3064  
B.  $C_L$  includes probe and jig capacitance

### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$



Note C: Generator characteristics and reference voltage are

Generator Characteristics				Reference Voltage		
Z <sub>OUT</sub>	PRR	t <sub>r</sub>	t <sub>f</sub>	V <sub>I ref(H)</sub>	V <sub>I ref(L)</sub>	V <sub>O ref</sub>
50Ω	1MHz	15ns	6ns	1.6V	0.8V	1.3V



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>T+</sub>	Positive-Going Input Threshold Voltage (Note 1)		V <sub>CC</sub> =5V		1.4	1.6	1.9	V
V <sub>T-</sub>	Negative-Going Input Threshold Voltage (Note 1)		V <sub>CC</sub> =5V		0.5	0.8	1	V
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA		−1.5			V
V <sub>T+</sub> −V <sub>T-</sub>	Input Hysteresis (Note 1)		V <sub>CC</sub> =5V		0.4	0.8		V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =Min I <sub>OH</sub> =Max	V <sub>I</sub> =V <sub>T-</sub> Min	54	2.5	3.4	V	
				74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =Min V <sub>I</sub> =V <sub>T+</sub> Max	I <sub>OL</sub> =4mA	54,74	0.25 0.4		V	
			I <sub>OL</sub> =8mA	74	0.35 0.5			
I <sub>T+</sub>	Input Current at Positive-Going Threshold		V <sub>CC</sub> =5V, V <sub>I</sub> =V <sub>T+</sub>		−0.14			mA
I <sub>T-</sub>	Input Current at Negative-Going Threshold		V <sub>CC</sub> =5V, V <sub>I</sub> =V <sub>T-</sub>		−0.18			mA
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V		0.1			mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V		20			μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V		−0.4			mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−20	−100		mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max		8.6 16		mA	
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max		12 21		mA	

Note 1: All typical values are at  $V_{CC}=5V$ ,  $T_A=25^{\circ}C$ .

Note 2: Note more than one output should be shorted at a time, and the duration should not exceed one second.


Switching Characteristics,  $V_{CC}=5V$ ,  $T_A=25^{\circ}C$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L=15\text{pF}$ , $R_L=2\text{k}\Omega$		15	22	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			15	22	ns


#For load circuit and voltage waveforms, see page 3-11.

# Typical Characteristics


POSITIVE-GOING THRESHOLD VOLTAGE  
 $V_S$   
FREE-AIR TEMPERATURE




NEGATIVE-GOING THRESHOLD VOLTAGE  
 $V_S$   
FREE-AIR TEMPERATURE




HYSTERESIS  
 $V_S$   
FREE-AIR TEMPERATURE




DISTRIBUTION OF UNIT  
 $V_S$   
FOR HYSTERESIS



THRESHOLD VOLTAGE AND HYSTERESIS  
 $V_S$   
SUPPLY VOLTAGE




OUTPUT VOLTAGE  
 $V_S$   
INPUT VOLTAGE




Typical Application Data


TYPICAL APPLICATION DATA



TTL SYSTEM INTERFACE  
FOR SLOW INPUT WAVEFORMS



PULSE SHAPER




MULTIVIBRATOR


0.1 Hz TO 10 MHz



THRESHOLD DETECTOR



PULSE STRETCHER



# GD54/74LS15

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$V_{OH}$	High-level output voltage	54, 74			5.5	V
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage	54			0.7	V
		74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$I_{OH}$	High-level output current	$V_{CC} = \text{Min}, V_{OH} = \text{Max}, V_{IH} = 2\text{V}$			100	$\mu\text{A}$
$V_{OL}$	Low-level output Voltage	$V_{CC} = \text{Min}$ $I_{OL} = 4\text{mA}$	54, 74	0.25	0.4	V
		$V_{IL} = \text{Max}$ $I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4	mA
$I_{CCH}$	Supply current	Total with outputs high $V_{CC} = \text{Max}$		1.8	3.6	mA
$I_{CCL}$		Total with outputs low $V_{CC} = \text{Max}$		3.3	6.6	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		20	35	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			17	35	ns

#For load circuit and voltage wave forms, see page 3-11.



# GD54/74LS16

## HEX INVERTED BUFFERS WITH OPEN-COLLECTOR OUTPUTS

### Features

- High Output Voltage (15V)
- High Speed ( $t_{PD}=8.5nS$  typical)
- Low Power Dissipation


### Description

This device contains hex inverted buffers with open collector. It performs the Boolean function  $Y=\bar{A}$  in positive Logic.

### Function Table (each inverter)


INPUT	OUTPUT
A	Y
H	L
L	H

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Circuit Schematics (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$V_{OH}$	High-level output voltage	54, 74			15	V
$I_{OL}$	Low-level output current	54			30	mA
		74			40	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage						0.8	V
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{Min}$ , $I_I = -12\text{mA}$				-1.5	V
$I_{OH}$	High-level output current		$V_{CC} = \text{Min}$ $V_{OH} = \text{Max}$ $V_{IL} = \text{Max}$				250	$\mu\text{A}$
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{Min}$	$I_{OL} = 16\text{mA}$			0.4	V
			$V_{IH} = \text{Min}$	$I_{OL} = \text{Max}$			0.7	
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{Max}$ , $V_I = 5.5\text{V}$				1	mA
$I_{IH}$	High-level input current		$V_{CC} = \text{Max}$ , $V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current		$V_{CC} = \text{Max}$ , $V_I = 0.4\text{V}$				-0.2	mA
$I_{CCH}$	Supply current	Total with outputs high	$V_{CC} = \text{Max}$			9	18	mA
$I_{CCL}$		Total with outputs low	$V_{CC} = \text{Max}$			35	60	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}$ , $R_L = 110\Omega$		7	15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			10	20	ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS17

## HEX NONINVERTED BUFFERS WITH OPEN-COLLECTOR OUTPUTS

### Feature

- High Output Voltage (15V)
- High Speed ( $t_{PD}=9nS$  typical)
- Low Power Dissipation

### Description


This device contains hex noninverted buffers with open collector.

It performs the Boolean function  $Y=A$  in positive Logic.

### Function Table


INPUT	OUTPUT
A	Y
H	H
L	L

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Circuit Schematics (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS' .....  $-55^{\circ}C$  to  $125^{\circ}C$   
74LS .....  $0^{\circ}C$  to  $70^{\circ}C$
- Storage temperature range .....  $-65^{\circ}C$  to  $150^{\circ}C$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$V_{OH}$	High-level output voltage	54, 74			15	V
$I_{OL}$	Low-level output current	54			30	mA
		74			40	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage				0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -12\text{mA}$			-1.5	V
$I_{OH}$	High-level output current	$V_{CC} = \text{Min}, V_{IH} = 2.0\text{V}$ $V_{OH} = 15\text{V}$			250	$\mu\text{A}$
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min},$ $V_{IL} = \text{Max},$	$I_{OL} = 16\text{mA}$		0.4	V
			$I_{OL} = \text{Max}$		0.7	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$			1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_{IH} = 2.7\text{V}$			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_{IL} = 0.4\text{V}$			-0.2	mA
$I_{CCH}$	Supply current total with outputs high	$V_{CC} = 5.25\text{V}$		7	14	mA
$I_{CCL}$	Supply current total with outputs low			25	45	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

## Switching Characteristics, $V_{CC} = 5\text{V}$ , $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 110\Omega$		6	10	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			18	30	ns

#For load circuit and voltage wave forms, see page 3-11.

# GD54/74LS20

## DUAL 4-INPUT POSITIVE NAND GATES

### Description


This device contains two independent 4-input NAND gates. It performs the Boolean functions  $Y = \overline{A \cdot B \cdot C \cdot D}$  or  $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D}$  in positive logic.

### Function Table (each gate)

INPUTS		OUTPUT
A	N*	Y
L	L	H
H	L	H
L	H	H
H	H	L

\*  $N = B \cdot C \cdot D$


### Pin Configuration



NC: No internal connection

Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Circuit Schematics (each gate)





## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage	54			0.7	V
		74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.5	3.4	V
		$I_{OH} = \text{Max}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, I_{OL} = 4\text{mA}$	54,74		0.25	V
		$V_{IH} = \text{Min}, I_{OL} = 8\text{mA}$	74		0.35	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1	$\text{mA}$
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4	$\text{mA}$
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-20		-100	$\text{mA}$
$I_{CCH}$	Supply current	Total with outputs high	$V_{CC} = \text{Max}$		0.4	$\text{mA}$
$I_{CCL}$		Total with outputs low	$V_{CC} = \text{Max}$		1.2	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

## Switching Characteristics, $V_{CC} = 5\text{V}$ , $T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		9	15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			10	15	ns

#For load circuit and voltage wave forms, see page 3-11.

# GD54/74LS21

## DUAL 4-INPUT POSITIVE AND GATES


### Description

This device contains two independent 4-input AND gates. It performs the Boolean functions  $Y = A \cdot B \cdot C \cdot D$  or  $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D}$  in positive logic.


### Function Table (each gate)

INPUTS		OUTPUT
A	N*	Y
L	L	L
H	L	L
L	H	L
H	H	H

\*  $N = B \cdot C \cdot D$



### Circuit Schematics (each gate)



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
T <sub>A</sub>	Operating free-air temperature	54	−55	125		°C
		74	0	70		

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		TYP (Note 1)		MIN	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2				V
V <sub>IL</sub>	Low-level input voltage				54	0.7		V	
					74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.5		V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IH</sub> =Min		54	2.5	3.4	V	
			I <sub>OH</sub> =Max,		74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min		I <sub>OL</sub> =4mA	54,74	0.25	0.4	V
			V <sub>IL</sub> =Max						
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V				0.1		mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				20		μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V				−0.4		mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−20		−100		mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max		1.2		2.4		mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max		2.2		4.4		mA

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

**Switching Characteristics,  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L=15\text{pF}, R_L=2\text{k}\Omega$	8		15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		10		20	ns

#For load circuit and voltage wave forms, see page 3-11.

# GD54/74LS26

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$V_{OH}$	High-level output voltage	54, 74			15	V
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -12\text{mA}$			-1.5	V
$I_{OH}$	High-level output current	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	$V_{OH} = 12\text{V}$		50	$\mu\text{A}$
			$V_{OH} = 15\text{V}$		1000	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max},$	$I_{OL} = 4\text{mA}$	0.25	0.4	V
			$I_{OL} = \text{Max}$	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$		0.1		mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_{IH} = 2.7\text{V}$		20		$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_{IL} = 0.4\text{V}$		-0.4		mA
$I_{CCH}$	Supply current total with outputs high	$V_{CC} = 5.25\text{V}$		0.8	1.6	mA
$I_{CCL}$	Supply current total with outputs low			2.4	4.4	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		17	32	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			15	28	ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS27

## TRIPLE 3-INPUT POSITIVE-NOR GATES

### Description

This device contains three independent gates each of which performs the logic NOR function.


$$; Y = \overline{A+B+C}$$

### Function Table(each gate)

Input		Output
A	N*	Y
L	L	H
L	H	L
H	L	L
H	H	L


\* N = B + C

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Circuit Schematics (each gate)



### Absolute Maximum Ratings

- Supply voltage, Vcc ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C  
 74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
T <sub>A</sub>	Operating free-air temperature	54	−55	125		°C
		74	0	70		

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage		54				0.7	V
			74				0.8	
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{Min}, I_I = -18 \text{ mA}$				-1.5	V
$V_{OH}$	High-level output voltage		$V_{CC} = \text{Min}, V_{IL} = \text{Max},$ $I_{OH} = \text{Max},$	54	2.5	3.4		V
				74	2.7	3.4		
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{Min}$ $V_{IH} = \text{Min}$	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	54,74 74	0.25 0.35	0.4 0.5	V
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{Max}, V_I = 7 \text{ V}$				0.1	mA
$I_{IH}$	High-level input current		$V_{CC} = \text{Max}, V_I = 2.7 \text{ V}$				20	$\mu A$
$I_{IL}$	Low-level input current		$V_{CC} = \text{Max}, V_I = 0.4 \text{ V}$				-0.4	mA
$I_{OS}$	Short-circuit output current		$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CCH}$	Supply current	Total with outputs high	$V_{CC} = \text{Max}$			2	4	mA
$I_{CCL}$		Total with outputs low	$V_{CC} = \text{Max}$			3.4	6.8	mA

Note 1: All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}C$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}, R_L = 2 \text{ K}\Omega$		10	15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			10	15	

#For load circuit and voltage wave forms, see page 3-11.

# GD54/74LS30

## 8-INPUT POSITIVE NAND GATE

### Description


This device contains a single 8-input NAND gate and performs the following Boolean functions in positive logic.

$$Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H} \text{ or } Y = \overline{A + B + C + D + E + F + G + H}$$

### Function Table

INPUTS A THRU H	OUTPUT Y
All inputs H	L
One or more inputs L	H


### Pin Configuration



NC: No internal connection

Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Circuit Schematics (each gate)



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage	54			0.7	V
		74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC}=\text{Min}, I_I=-18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC}=\text{Min}, V_{IL}=\text{Max}$	54	2.5	3.4	V
		$I_{OH}=\text{Max}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC}=\text{Min}, I_{OL}=4\text{mA}$	54,74		0.25	V
		$V_{IH}=\text{Min}, I_{OL}=8\text{mA}$	74		0.35	
$I_I$	Input current at maximum input voltage	$V_{CC}=\text{Max}, V_I=7\text{V}$			0.1	mA
$I_{IH}$	High-level input current	$V_{CC}=\text{Max}, V_I=2.7\text{V}$			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC}=\text{Max}, V_I=0.4\text{V}$			-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC}=\text{Max}$ (Note 2)	-20		-100	mA
$I_{CCH}$	Supply current	Total with outputs high $V_{CC}=\text{Max}$		0.36	0.5	mA
$I_{CCL}$		Total with outputs low $V_{CC}=\text{Max}$		0.6	1.1	mA

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

## Switching Characteristics, $V_{CC}=5\text{V}$ , $T_A=25^{\circ}\text{C}$

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time low-to-high-level output,	$C_L=15\text{pF}, R_L=2\text{k}\Omega$		8	15	ns
$t_{PHL}$	Propagation delay time high-to-low-level output,			13	20	ns

#For load circuit and voltage wave forms, see page 3-11.

## QUADRUPLE 2-INPUT POSITIVE OR GATES


### Description

This device contains four independent 2-input OR gates. It performs the Boolean functions  $Y = \overline{A} \cdot \overline{B}$  or  $Y = A + B$  in positive logic.

### Function Table (each gate)


INPUTS		OUTPUT
A	B	Y
L	L	L
H	L	H
L	H	H
H	H	H

## Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Circuit Schematics (each gate)



### Absolute Maximum Ratings

- |  |                |
|--|----------------|
| • Supply voltage, Vcc .....            | 7V             |
| • Input voltage .....                  | 7V             |
| • Operating free-air temperature range |                |
| 54LS .....                             | −55°C to 125°C |
| 74LS .....                             | 0°C to 70°C    |
| • Storage temperature range .....      | −65°C to 150°C |

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
T <sub>A</sub>	Operating free-air temperature	54	−55	125		°C
		74	0	70		

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN TYP (Note 1)		MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage				54	0.7		V
					74	0.8		
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA		−1.5			V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min V <sub>IH</sub> =Min		54	2.5	3.4	V
			I <sub>OH</sub> =Max		74	2.7	3.4	
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min	I <sub>OL</sub> =4mA	54,74	0.25	0.4	V
			V <sub>IL</sub> =Max	I <sub>OL</sub> =8mA	74	0.35	0.5	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V		0.1			mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V		20			μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V		−0.4			mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−20	−100		mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max		3.1	6.2		mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max		4.9	9.8		mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		14	22	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			14	22	ns

#For load circuit and voltage wave forms, see page 3-11.

# GD54/74LS38

## QUAD 2-INPUT NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

### Features

- Usable in AND-Tie connection
- High fan-out ( $I_{OL} = 24\text{mA max}$ )

### Description

This device contains four independent gates each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

### Function Table (each gate)

$$Y = \overline{AB}$$

Inputs		Output
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

### Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC(Min)} - V_{OH}}{N_1(I_{OH}) + N_2(I_{IH})}$$


$$R_{MIN} = \frac{V_{CC(Max)} - V_{OL}}{I_{OL} - N_3(I_{IL})}$$

Where:  $N_1(I_{OH})$  = total maximum output high current for all outputs tied to pull-up resistor  
 $N_2(I_{IH})$  = total maximum input high current for all inputs tied to pull-up resistor  
 $N_3(I_{IL})$  = total maximum input low current for all inputs tied to pull-up resistor

### Absolute Maximum Ratings


- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Output voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^\circ\text{C}$  to  $125^\circ\text{C}$   
74LS .....  $0^\circ\text{C}$  to  $70^\circ\text{C}$
- Storage temperature range .....  $-65^\circ\text{C}$  to  $150^\circ\text{C}$

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Circuit Schematics (each gate)





## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$V_{OH}$	High-level output voltage	54, 74			5.5	V
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS			MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage					2			V
V <sub>IL</sub>	Low-level input voltage			54				0.7	V
				74				0.8	
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA					−1.5	V
I <sub>OH</sub>	High-level output current		V <sub>CC</sub> =Min, V <sub>OH</sub> =Max, V <sub>IL</sub> =Max					250	μA
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min	I <sub>OL</sub> =12mA	54, 74	0.25	0.4	V	
			V <sub>IH</sub> =Min	I <sub>OL</sub> =24mA	74	0.35	0.5		
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V					0.1	mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V					20	μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V					−0.4	mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max			0.9	2	mA	
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max			6	12	mA	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 45\text{pF}$ , $R_L = 667\ \Omega$		20	32	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			18	28	ns

#For load circuit and voltage wave forms, see page 3-11.

## 4-48

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage	54			0.7	V
		74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.5	3.4	V
		$I_{OH} = \text{Max}, V_{IH} = \text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54, 74	0.25	0.4	V
		$V_{IH} = \text{Min}, I_{OL} = 4\text{mA}$				
		$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu A$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)		7	13	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 3:  $I_{CC}$  is measured with all outputs open, and all inputs grounded.Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ 

SYMBOL *	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Data	2 Levels of Logic	C <sub>L</sub> = 15pF, R <sub>L</sub> = 2kΩ	15	25	ns	
t <sub>PHL</sub>				15	25		
t <sub>PLH</sub>	Data	3 Levels of Logic		20	30	ns	
t <sub>PHL</sub>				20	30		


\*  $t_{PLH}$  = Propagation delay time, low-to-high-level output\*  $t_{PHL}$  = Propagation delay time, high-to-low-level output

APPLICATION EXAMPLES

(1) 4-bit binary/hexadecimal decoder



(2) 3-bit binary/octal decoder with enable input



# GD54/74LS51

## AND-OR-INVERT GATES

### Description


This device contains a NOR gate with two 2-input AND gates as the inputs and a NOR gate with two 3-input AND gates as the inputs.

It performs the following Boolean functions;

$$1Y = 1A \cdot 1B \cdot 1C + 1D \cdot 1E \cdot 1F$$

$$2Y = 2A \cdot 2B + 2C \cdot 2D$$

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Table


N*	M*	1Y
L	L	H
H	L	L
L	H	L
H	H	L

\*N=1A·1B·1C  
 \*M=1D·1E·1F

N*	M*	1Y
L	L	H
H	L	L
L	H	L
H	H	L

\*N=2A·2B  
 \*M=2C·2D

### Circuit Schematics (each gate)



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
T <sub>A</sub>	Operating free-air temperature	54	−55	125		°C
		74	0	70		

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN		TYP (Note 1)		MAX		UNIT
V <sub>IH</sub>	High-level input voltage				2						V
V <sub>IL</sub>	Low-level input voltage				54			0.7		V	
					74			0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> = - 18mA				- 1.5				V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min I <sub>OH</sub> =Max	V <sub>IH</sub> =Max	54	2.5	3.4			V	
					74	2.7	3.4				
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min V <sub>IH</sub> =Min	I <sub>OL</sub> =4mA	54,74	0.25		0.4		V	
				I <sub>OL</sub> =8mA	74	0.35		0.5			
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V				0.1				mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				20				μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V				-0.4				mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		-20		-100				mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max		0.8		1.6				mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max		1.4		2.8				mA

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

**Switching Characteristics,  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L=15\text{pF}, R_L=2\text{k}\Omega$	12		20	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		12.5		20	ns

#For load circuit and voltage wave forms, see page 3-11.



# GD54/74LS55

## 2WIDE 4-INPUT AND-OR-INVERT GATES

### Description


This device contains a combination of gates each of which performs the logic AND-OR-INVERT function.

$$Y = \overline{ABCD + EFGH}$$

### Function Table


Inputs								Output
A	B	C	D	E	F	G	H	Y
H	H	H	H	X	X	X	X	L
X	X	X	X	H	H	H	H	L
All other combinations								H

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Circuit Schematics



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54S .....  $-55^{\circ}$  to  $125^{\circ}$ C
- 74S .....  $0^{\circ}$ C to  $70^{\circ}$ C
- Storage temperature range .....  $-65^{\circ}$ C to  $150^{\circ}$ C

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
T <sub>A</sub>	Operating free-air temperature	54	−55	125		°C
		74	0	70		

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN      TYP (Note 1)		MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage				54	0.7		V
					74	0.8		
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min,    I <sub>I</sub> =−18mA				−1.5	V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min,    V <sub>IL</sub> =Max I <sub>OH</sub> =Max,    V <sub>IH</sub> =Min		54	2.5	3.4	V
					74	2.7	3.4	
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min V <sub>IH</sub> =Min V <sub>IL</sub> =Max		I <sub>OL</sub> =4mA	54, 74	0.25    0.4	V
					I <sub>OL</sub> =8mA	74	0.35    0.5	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V				0.1	mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				20	μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V				−0.4	mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−20		−100	μA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max				0.4    0.8	mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max				0.7    1.3	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}$ , $R_L = 2\text{k}\Omega$		12	20	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			12.5	20	ns

#For load circuit and voltage wave forms, see page 3-11.

# GD54/74LS73A

## DUAL NEGATIVE EDGE-TRIGGERED MASTER-SALVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS

### Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. The data on the J and K inputs is allowed to change while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the clear input will reset the outputs regardless of the levels of the other inputs.

### Function Table(each gate)

Inputs				Outputs	
CLR	CLK	J	K	Q	$\bar{Q}$
L	X	X	X	L	H
H	↓	L	L	$Q_0$	$\bar{Q}_0$
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	Toggle	
H	H	X	X	$Q_0$	$\bar{Q}_0$


X = Either Low or High Logic Level

↓ = Negative going edge of pulse

$Q_0$  = The output logic level before the indicated input conditions were established.


Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Logic Diagram (Each Flip-Flop)



# Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

# Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output Current	54, 74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$f_{\text{clock}}$	Clock frequency		0		30	MHz
$t_w$	Pluse width	Clock high	20			ns
		Preset low	25			
		Clear low	25			
$t_{su}$	Clear inactive-state setup time		20↓			ns
$t_h$	Data hold time		0↓			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

# Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage		$V_{CC}=\text{Min}, I_I=-18\text{ mA}$			-1.5	V
$V_{OH}$	High-level output voltage		$V_{CC}=\text{Min}, V_{IL}=\text{Max}$	54	2.5	3.4	V
			$I_{OH}=\text{Max}, V_{IH}=\text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage		$V_{CC}=\text{Min}, V_{IL}=\text{Max}$	54, 74	0.25	0.4	V
			$V_{IH}=\text{Min}, I_{OL}=8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	J,K	$V_{CC}=5.25\text{V}, V_I=7\text{V}$			0.1	mA
		Clear				0.3	
		Clock				0.4	
$I_{IH}$	High-level input current	J,K	$V_{CC}=5.25\text{V}, V_I=2.7\text{V}$			20	$\mu\text{A}$
		Clear				60	
		Clock				80	
$I_{IL}$	Low-level input current	J,K	$V_{CC}=5.25\text{V}, V_I=0.4\text{V}$			-0.4	mA
		Clear				-0.8	
		Clock				-0.8	
$I_{OS}$	Short-circuit output current		$V_{CC}=\text{Max}$ (Note 2)		-20	-100	mA
$I_{CC}$	Supply current		$V_{CC}=\text{Max}$ (Note 3)		4	6	mA

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 3: With all outputs open,  $I_{CC}$  is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

SYMBOL*	FROM(INPUT)	TO(OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> = 15 pF R <sub>L</sub> = 2KΩ	30	45		MHz
t <sub>PLH</sub>	Clear, Clock	Q or $\overline{Q}$			15	20	ns
t <sub>PHL</sub>					15	20	

\*  $f_{max}$ =maximum clock frequency  
\*  $t_{PLH}$ =propagation delay time, low-to-high-level output.  
\*  $t_{PHL}$ =propagation delay time, high-to-low-level output.  
#For load circuit and voltage wave forms, see page 3-11.

Application Example  
HIGH-SPEED 1/3 DIVIDER



# GD54/74LS74A


## DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

### Description

This device contains two independent D-type positive edge triggered flip-flops.

A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Table

- \* The output levels in this configuration are not guaranteed to meet the minimum levels for  $V_{OH}$  if the lows at preset and clear are near  $V_{IL}$  maximum. Furthermore, this configuration is nonstable; that is it will not persist when either preset or clear returns to its inactive (high) level.

INPUTS				OUTPUTS	
PRESET	CLEAR	CLOCK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	$Q_0$	$\bar{Q}_0$

### Function Block Diagram





## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
f <sub>clock</sub>	Clock frequency		0	25		MHz
t <sub>W</sub>	Pulse width	Clock high	25			ns
		Preset or clear low	25			
t <sub>SU</sub>	Setup time	high-level data	20†*			ns
		low-level data	20†*			
t <sub>h</sub>	Hold time		5†*			ns
T <sub>A</sub>	Operating free-air temperature	54	−55	125		°C
		74	0	70		

\* † for rising edge

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC}=\text{Min}$ , $I_I=-18\text{mA}$				-1.5	V
$V_{OH}$	High level output voltage	$V_{CC}=\text{Min}$ , $V_{IL}=\text{Max}$	54	2.5	3.4		V
		$I_{OH}=\text{Max}$ , $V_{IH}=\text{Min}$	75	2.7	3.4		
$V_{OL}$	Low level output voltage	$V_{CC}=\text{Min}$ , $V_{IL}=\text{Max}$	54, 74	0.25	0.4		V
		$V_{IH}=\text{Min}$ , $I_{OL}=8\text{mA}$	74	0.35	0.5		
$I_I$	Input current at maximum input voltage	$V_{CC}=\text{Max}$ , $V_I=7\text{V}$	D, CK PR, CLR			0.1 0.2	mA
		$V_{CC}=\text{Max}$ , $V_I=2.7\text{V}$	D, CK PR, CLR			20 40	
$I_{IH}$	High-level input current	$V_{CC}=\text{Max}$ , $V_I=0.4\text{V}$	D, CK PR, CLR			-0.4 -0.8	mA
		$V_{CC}=\text{Max}$ , $V_I=0.4\text{V}$	D, CK PR, CLR			-0.4 -0.8	
$I_{OS}$	Short-circuit output current	$V_{CC}=\text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC}=\text{Max}$ (Note 3)			4	8	mA

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

SYMBOL*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> = 15pF R <sub>L</sub> = 2KΩ	25	33		MHz
t <sub>PLH</sub>	Clear, preset or Clock (as appropriate)	Q or $\overline{Q}$			13	25	ns
t <sub>PHL</sub>					25	40	

\*  $f_{max}$  = maximum clock frequency



\*  $t_{PLH}$  = propagation delay time, low-to-high-level output.

\*  $t_{PHL}$  = propagation delay time, high-to-low-level output.

#For load circuit and voltage waveforms, see page 3-11.

Application Example

$\frac{1}{4}$  divider



#For load circuit and voltage waveforms, see page 3-12.

# GD54/74LS75

## 4-BIT BISTABLE LATCH


### Features

- Enable inputs common to two circuits each
- Q and  $\bar{Q}$  outputs

### Description

This device contains 4 D-type latch circuits and is provided with enable inputs E common to 2 circuits each. When E is high, the information from the data input D appears in the outputs Q and  $\bar{Q}$ . When the D signal changes, the signal that appears in outputs Q and  $\bar{Q}$  also changes. When E changes from high to low, the status of D immediately before the change is latched. While E is low, the status of Q and  $\bar{Q}$  does not change even if D is changed.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package


### Function Table (Note 1)

E	D	Q	$\bar{Q}$
H	H	H	L
H	L	L	H
L	X	$Q^0$	$\bar{Q}^0$

Note 1:  $Q^0, \bar{Q}^0$  : Level of Q and  $\bar{Q}$  before the indicated steady-state input conditions were established.

X : Irrelevant

### Block Diagram (Each Latch)



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C  
 74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$t_W$	Width of enable pulse		20			ns
$t_{SU}$	Set up time		20			ns
$t_h$	Hold time		5			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage	54		0.7		V
		74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$V_{OH}$	High-level output Voltage	$V_{CC} = \text{Min}$ $I_{OH} = \text{Max}$	$V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	54	2.5 3.5	V
				74	2.7 3.5	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54, 74	0.25 0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35 0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ $V_I = 7\text{V}$	D		0.1	mA
			E		0.4	
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ $V_I = 2.7\text{V}$	D		20	$\mu A$
			E		80	
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ $V_I = 0.4\text{V}$	D		-0.4	mA
			E		-1.6	
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)			-20 -100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)			6.3 12	mA

Note 1: All typicals are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs open and all inputs grounded

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}$ , unless otherwise noted**

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output propagation time, from input D to output Q	C <sub>L</sub> = 15pF, R <sub>L</sub> = 2kΩ	15	27	ns	
t <sub>PHL</sub>	Low-to-high-level, high-to-low-level output propagation time, from input D to output Q		9	17	ns	
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output propagation time, from input D to output Q		12	20	ns	
t <sub>PHL</sub>	Low-to-high-level, high-to-low-level output propagation time, from input D to output Q		7	15	ns	
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output propagation time, from input E to output Q		15	27	ns	
t <sub>PHL</sub>	Low-to-high-level, high-to-low-level output propagation time, from input E to output Q		14	25	ns	
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output propagation time, from input E to output Q		16	30	ns	
t <sub>PHL</sub>	Low-to-high-level, high-to-low-level output propagation time, from input E to output Q		7	15	ns	

# GD54/74LS85

## 4-BIT MAGNITUDE COMPARATORS

### Features

- Typical power dissipation 52 mW
- Typical delay (4-bit words) 24 ns

### Description


These four-bit magnitude comparators perform comparison of straight binary or BCD codes. Three fully-decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The A>B, A<B, and A=B outputs of a stage handling less-significant bits are connected to the corresponding inputs of the next stage handling more-significant bits. The stage handling the least-significant bits are connected to the corresponding inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the A=B input. The cascading path is implemented with only a two-gate-level delay to reduce overall comparison times for long words.

### Function Table

Comparing Inputs				Cascading Inputs			Outputs		
A3, B3	A2, B2	A1, B1	A0, B0	A>B	A<B	A=B	A>B	A<B	A=B
A3>B3	X	X	X	X	X	X	H	L	L
A3<B3	X	X	X	X	X	X	L	H	L
A3=B3	A2>B2	X	X	X	X	X	H	L	L
A3=B3	A2<B2	X	X	X	X	X	L	H	L
A3=B3	A2=B2	A1>B1	X	X	X	X	H	L	L
A3=B3	A2=B2	A1<B1	X	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	H	L	L
A3=B3	A2=B2	A1=B1	A0<B0	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	H	L	L	H	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	H	L	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	X	X	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	H	H	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	H	H	L

H=High Level, L=Low Level, X=Don't Care

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature 54LS ..... -55°C to 125°C  
74LS..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Function Block Diagram





## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage			2			V
V <sub>IL</sub>	Low-level input voltage			54	0.7		V
				74	0.8		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA			−1.5		V
V <sub>OH</sub>	High-level output Voltage	V <sub>CC</sub> =Min I <sub>OH</sub> =Max	V <sub>IL</sub> =Max V <sub>IH</sub> =Min	54	2.5	3.4	V
				74	2.7	3.4	
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =Min V <sub>IL</sub> =Max V <sub>IH</sub> =Min	I <sub>OL</sub> =4mA	54, 74	0.25	0.4	V
			I <sub>OL</sub> =8mA	74	0.35	0.5	
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> =Max V <sub>I</sub> =7V	A<B, A>B		0.1		mA
			others		0.3		
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =Max V <sub>I</sub> =2.7V	A<B, A>B		20		μA
			others		60		
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =Max V <sub>I</sub> =0.4V	A<B, A>B		−0.4		mA
			others		−1.2		
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> =Max (Note 2)			−20	−100	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> =Max (Note 3)			10	20	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all inputs at 4.5V, and all outputs open, A=B grounded.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

PARAMETER	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN TYP MAX	UNIT
$t_{PLH}$	Any A or B data input	A<B, A>B	1	$C_L = 15pF$ , $R_L = 2k\Omega$ ,	14	ns
			2		19	
			3		24 36	
		A=B	4		27 45	
$t_{PHL}$	Any A or B data input	A<B, A>B	1		11	ns
			2		15	
			3		20 30	
		A=B	4		23 45	
$t_{PLH}$	A<B or A=B	A>B	1		14 22	ns
$t_{PHL}$	A<B or A=B	A>B	1		11 17	ns
$t_{PLH}$	A=B	A=B	2		13 20	ns
$t_{PHL}$	A=B	A=B	2		13 26	ns
$t_{PLH}$	A>B or A=B	A<B	1		14 22	ns
$t_{PHL}$	A>B or A=B	A<B	1		11 17	ns


# GD54/74LS86

## QUADRUPL 2-INPUT EXCLUSIVE-OR GATES

### Description

This device contains four independent 2-input Exclusive-OR gates. It performs the Boolean functions  $Y = A \oplus B = \bar{A}B + A\bar{B}$  in positive logic.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Table (each gate)


INPUT		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

### Schematics of Inputs and Outputs

#### EQUIVALENT OF EACH INPUT



#### TYPICAL OF ALL OUTPUTS



### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- 74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
T <sub>A</sub>	Operating free-air temperature	54	−55			°C
		74	0			

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage			54	0.7			V
				74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA		−1.5			V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min	V <sub>IL</sub> =Max	54	2.5	3.4	V
			I <sub>OH</sub> =Max	V <sub>IH</sub> =Min	74	2.7	3.4	
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min	I <sub>OL</sub> =4mA	54,74	0.25	0.4	V
			V <sub>IL</sub> =Max					
			V <sub>IH</sub> =Min	I <sub>OL</sub> =8mA	74	0.35	0.5	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V			0.2		mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V			40		μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V			−0.8		mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)			−20	−100	mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max			6.1	10	mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max			9	15	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$** 

PARAMETER*	FROM (INPUT)	TEST CONDITION#		MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	A or B	Other input low	C <sub>L</sub> = 15 pF R <sub>L</sub> = 2KΩ	12	23	ns	
t <sub>PHL</sub>				10	17		
t <sub>PLH</sub>	A or B	Other input high		20	30	ns	
t <sub>PHL</sub>				13	22		

\*  $t_{PLH}$  = propagation delay time, low-to-high-level output.\*  $t_{PHL}$  = propagation delay time, high-to-low-level output.

# For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS90

## DECADE COUNTERS


### Description

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the LS90.


All of these counters have a gated zero reset and the LS90 also has gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four bit binary), the B input is connected to the  $Q_A$  output. The input count pulses are applied to input A and the outputs are as described in the appropriate truth table. A symmetrical divide-by-ten count can be obtained from the LS90 counters by connecting the  $Q_D$  output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output  $Q_A$ .

### Function Block Diagram



### Pin Configuration



NC: No internal connection

Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table

RESET/COUNT TRUTH TABLE

Reset Inputs				Output			
R0(1)	R0(2)	R9(1)	R9(2)	$Q_D$	$Q_C$	$Q_B$	$Q_A$
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	COUNT			
L	X	L	X				
L	X	X	L				
X	L	L	X				

BCD COUNT SEQUENCE  
(See Note A)

Count	Output			
	$Q_D$	$Q_C$	$Q_B$	$Q_A$
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

BI-QUINARY (5-2)  
(See Note B)

Count	Output			
	$Q_D$	$Q_C$	$Q_B$	$Q_A$
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	H
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

Note A : Output  $Q_A$  is connected to input B for BCD count.

B : Output  $Q_D$  is connected to input A for bi-quinary.

**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54, 74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
f <sub>count</sub>	Count Frequency	A to Q <sub>A</sub>	0	32		MHz
		B to Q <sub>B</sub>	0	16		
t <sub>w</sub>	Pulse width	A input	15			ns
		B input	30			
		Reset input	15			
t <sub>REL</sub>	Reset Release Time		25			ns
T <sub>A</sub>	Operating free-air temperature	54	−55	125		°C
		74	0	70		

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		TYP (Note 1)		MIN	MAX	UNIT
V <sub>IH</sub>	High-level input voltage			2				V
V <sub>IL</sub>	Low-level input voltage			54	0.7			V
				74	0.8			
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =Min, I <sub>I</sub> = −18mA				−1.5		V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =Min, I <sub>OH</sub> =Max, V <sub>IL</sub> =Max, V <sub>IH</sub> =Min	54	2.5	3.4			V
			74	2.7	3.4			
V <sub>OL</sub>	Low-level output voltage (Note 4)	V <sub>CC</sub> =Min V <sub>IL</sub> =Max V <sub>IH</sub> =Min	I <sub>OL</sub> =4mA	54, 74	0.25	0.4	V	
			I <sub>OL</sub> =8mA	74	0.35	0.5		
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> =Max V <sub>I</sub> =7V V <sub>CC</sub> =Max V <sub>I</sub> =5.5V	Reset		0.1		mA	
			A		0.2			
			B		0.4			
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =Max V <sub>I</sub> =2.7V	Reset		20		μA	
			A		40			
			B		80			
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =Max V <sub>I</sub> =0.4V	Reset		−0.4		mA	
			A		−2.4			
			B		−3.2			
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> =Max (Note 2)		−20		−100	mA	
I <sub>CC</sub>	Supply current	V <sub>CC</sub> =Max (Note 3)		9		15	mA	

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V and all other inputs grounded.

Note 4:  $Q_A$  outputs are tested at  $I_{OL}=\text{Max}$  plus the limit value of  $I_{IL}$  for the B input. This permits driving the B input while maintaining full fan-out capability.



Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

PARAMETER*	FROM(INPUT)	TO(OUTPUT)	TEST CONDITION	MIN	TYP	MAX	UNIT
$f_{\max}$	A	$Q_A$	$C_L=15\text{pF}$ $R_L=2\text{k}\Omega$	32	42		MHz
	B	$Q_B$		16			
$t_{\text{PLH}}$	A	$Q_A$			10	16	ns
$t_{\text{PHL}}$					12	18	
$t_{\text{PLH}}$	A	$Q_D$			32	48	ns
$t_{\text{PHL}}$					34	50	
$t_{\text{PLH}}$	B	$Q_B$			10	16	ns
$t_{\text{PHL}}$					14	21	
$t_{\text{PLH}}$	B	$Q_C$			21	32	ns
$t_{\text{PHL}}$					23	35	
$t_{\text{PLH}}$	B	$Q_D$			21	32	ns
$t_{\text{PHL}}$					23	35	
$t_{\text{PHL}}$	Set-to-0	Any			26	40	ns
$t_{\text{PLH}}$	Set-to-9	$Q_A, Q_D$			20	30	ns
$t_{\text{PHL}}$		$Q_B, Q_C$			26	40	

\*  $f_{max}$  = maximum count frequency\*  $t_{PLH}$  = propagation delay time, low-to-high-level output.\*  $t_{PHL}$  = propagation delay time, high-to-low-level output.

# GD54/74LS92

## DIVIDE-BY-TWELVE COUNTER

### Features


- Direct reset input provided
- Usable independently as binary and divide-by-six counter

### Description

This device is composed of independent binary and divide-by-6 counters. Clock input A and output  $Q_A$  are employed for use as a binary counter while clock input B and  $Q_B$ ,  $Q_C$  and  $Q_D$  are employed for use as a divide-by-6 counter. When employed as a divide-by-12 counter,  $Q_A$  and B are connected and by making A the input, the output appears in outputs  $Q_A$ ,  $Q_B$ ,  $Q_C$  and  $Q_D$  in accordance with the function table. The code appearing in the output is not pure binary code. Counting is performed when A and B are changed from high to low.


The binary and divide-by-6 counters can be reset simultaneously by setting direct reset inputs  $R_{0(1)}$  and  $R_{0(2)}$  high. For use as a counter, either  $R_{0(1)}$  or  $R_{0(2)}$  or both set low.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Block Diagramm and Logic



Reset/Count Function Table

RESET INPUTS		OUTPUT			
Ro(1)	Ro(2)	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
H	H	L	L	L	L
L	X	COUNT			
X	L				

COUNT SEQUENCE  
(See Note 1)

Count	Output			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	H	L	L	L
7	H	L	L	H
8	H	L	H	L
9	H	L	H	H
10	H	H	L	L
11	H	H	L	H

\*Note 1: Output Q<sub>A</sub> is connected to input B.

### Absolute Maximum Ratings

- Supply voltage, V<sub>CC</sub> ..... 7V
- Input voltage  
R inputs ..... 7V  
A and B inputs ..... 5.5V
- Operating free-air temperature range 54LS ..... -55°C to 125°C  
74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

### Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54, 74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
f <sub>count</sub>	Count frequency	A input	0			MHz
		B input	16			
t <sub>w</sub>	Pulse width	A input	15			ns
		B input	30			
		Reset input	15			
t <sub>SU</sub>	Reset inactive-state setup time		25			ns
T <sub>A</sub>	Operating free-air temperature	54	−55			°C
		74	0			
			125			
			70			

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54 74			0.7 0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}$ , $I_I = -18 \text{ mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}$ $I_{OH} = \text{Max}$	$V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	54 74	2.5 2.7	3.4 3.4	V
$V_{OL}$	Low-level output voltage (Note 4)	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	54, 74 74	0.25 0.35	0.4 0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ $V_I = 7 \text{ V}$	Reset			0.1	mA
		$V_{CC} = \text{Max}$ $V_I = 5.5 \text{ V}$	A			0.2	
			B			0.4	
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ $V_I = 2.7 \text{ V}$	Reset			20	$\mu\text{A}$
			A			40	
			B			80	
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ $V_I = 0.4 \text{ V}$	A			-0.4	mA
			B			-2.4	
			Reset			-3.2	
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$			9	15	mA

Note 1: All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V and all other inputs grounded.

Note 4:  $I_{OL}$  outputs are tested at  $I_{OL} = \text{Max}$  plus the limit value of  $I_{IL}$  for the B input. This permits driving the B input while maintaining full fan-out capability.

**Switching Characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$**

PARAMETER*	FROM(INPUT)	TO(OUTPUT)	TEST CONDITION	MIN	TYP	MAX	UNIT
f <sub>max</sub>	A	Q <sub>A</sub>	C <sub>L</sub> =15pF R <sub>L</sub> =2kΩ	32	42		MHz
	B	Q <sub>B</sub>		16			
t <sub>PLH</sub>	A	Q <sub>A</sub>			10	16	ns
t <sub>PHL</sub>					12	18	
t <sub>PLH</sub>	A	Q <sub>D</sub>			32	48	ns
t <sub>PHL</sub>					34	50	
t <sub>PLH</sub>	B	Q <sub>B</sub>			10	16	ns
t <sub>PLH</sub>					14	21	
t <sub>PLH</sub>	B	Q <sub>C</sub>			10	16	ns
t <sub>PHL</sub>					14	21	
t <sub>PLH</sub>	B	Q <sub>D</sub>			21	32	ns
t <sub>PHL</sub>					23	35	
t <sub>PHL</sub>	Set-to-0	Any			26	40	ns

\*  $f_{\text{max}}$  = maximum count frequency

\*  $t_{PLH}$  = propagation delay time, low-to-high-level output.

\*  $t_{PHL}$  = propagation delay time, high-to-low-level output.

# GD54/74LS93

## 4-BIT BINARY COUNTER DIVIDE-BY-TWO AND DIVIDE-BY-EIGHT

### Description


This is an asynchronous 4-bit binary (hexadecimal) counter function with direct reset inputs. This device is composed of independent binary and octal counters. Clock input A and output  $Q_A$  are employed for use as a binary counter while clock input B and  $Q_B$ ,  $Q_C$  and  $Q_D$  are employed for use as an octal counter. When employed as a hexadecimal counter, the pure binary code output appears in the  $Q_A$ ,  $Q_B$ ,  $Q_C$ , and  $Q_D$  outputs by connecting  $Q_A$  and B, and making A the input. Counting is performed when A and B change from high to low. The binary and octal counters can be reset simultaneously by setting direct reset inputs  $R_{O(1)}$  or  $R_{O(2)}$  high. For use as a counter, either  $R_{O(1)}$  or  $R_{O(2)}$ , or both, is set low.

### Count Sequence

Count	Output			
	$Q_D$	$Q_C$	$Q_B$	$Q_A$
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

\* Output  $Q_A$  is connected to input B.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Reset/Count Function Table

Reset Inputs		Output			
$R_{O(1)}$	$R_{O(2)}$	$Q_D$	$Q_C$	$Q_B$	$Q_A$
H	H	L	L	L	L
L	X	COUNT			
X	L				

### Function Block Diagram



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage: R inputs ..... 7V  
A and B inputs ..... 5.5V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		4.75		5.25	V
$I_{OH}$	High-level output current	54, 74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$f_{\text{count}}$	Count frequency	A input	0		32	MHz
		B input	0		16	
$t_W$	Pulse width	A input	15			ns
		B input	30			
		Reset input	15			
$t_{SU}$	Reset inactive-state setup time		25			ns
$T_A$	Operating free-air temperature		0		70	$^{\circ}\text{C}$

## Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage			54			0.7	V
				74			0.8	
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{Min}$ , $I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage		$V_{CC} = \text{Min}$ $I_{OH} = \text{Max}$	$V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	54 74	2.5 2.7	3.4 3.4	V
$V_{OL}$	Low-level output voltage (Note 4)		$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$ $I_{OL} = 8\text{mA}$	54, 74 74	0.25 0.35	0.4 0.5	V
$I_I$	Input current at maximum input voltage	Any reset	$V_{CC} = \text{Max}$ , $V_I = 7\text{V}$				0.1	mA
		A or B input	$V_{CC} = \text{Max}$ , $V_I = 5.5\text{V}$				0.2	
$I_{IH}$	High-level input current	Any reset	$V_{CC} = \text{Max}$ , $V_I = 2.7\text{V}$				20	$\mu\text{A}$
		A or B input					80	
$I_{IL}$	Low-level input current	Any reset	$V_{CC} = \text{Max}$ , $V_I = 0.4\text{V}$				-0.4	mA
		A input					-2.4	
		B input					-1.6	
$I_{OS}$	Short-circuit output current		$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CCH}$	Supply current		$V_{CC} = \text{Max}$ (Note 3)			9	15	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs open, RO inputs grounded following momentary connection to 4.5V and all other inputs grounded.

Note 4:  $O_A$  outputs are tested at  $I_{OL} = \text{max}$  plus the limit value of  $I_{IL}$  for the B input. This permits driving the B input while maintaining full fan-out capability.



Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	TYP	MAX	UNIT
$f_{max}$	A	$Q_A$	$C_L=15pF$ $R_L=2k\Omega$	32	42		MHz
	B	$Q_B$		16			
$t_{PLH}$	A	$Q_A$			10	16	ns
$t_{PHL}$					12	18	
$t_{PLH}$	A	$Q_D$			46	70	ns
$t_{PHL}$					46	70	
$t_{PLH}$	B	$Q_B$			10	16	ns
$t_{PHL}$					14	21	
$t_{PLH}$	B	$Q_C$			21	32	ns
$t_{PHL}$					23	35	
$t_{PLH}$	B	$Q_D$			34	51	ns
$t_{PHL}$					34	51	
$t_{PHL}$	Set-to-0	Any			26	40	ns

\*  $f_{max}$  = maximum count frequency  
\*  $t_{PLH}$  = propagation delay time, low-to-high-level output.  
\*  $t_{PHL}$  = propagation delay time, high-to-low-level output.

# GD54/74LS95B

## 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

### Feature

- Synchronous, expandable shift right
- Synchronous shift left capability
- Synchronous parallel load
- Separate shift and load clock inputs
- Input clamp diodes limit high speed termination effects

### Description

These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation:

Parallel (broadside) load


Shift right (the direction  $Q_A$  toward  $Q_D$ )

Shift left (the direction  $Q_D$  toward  $Q_A$ )

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.


Shift right is accomplished on the high-to-low-transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop ( $Q_D$  to input C, etc.) and serial data is entered at input D. The clock input may be applied commonly to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the function table will also ensure that register contents are protected.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Logic Diagram



Function Table

INPUTS								OUTPUTS			
MODE CONTROL	CLOCKS		SERIAL	PARALLEL				Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
	2 (L)	1 (R)		A	B	C	D				
H	H	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
H	↓	X	X	a	b	c	d	a	b	c	d
H	↓	X	X	Q <sub>B</sub> †	Q <sub>C</sub> †	Q <sub>D</sub> †	d	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	d
L	L	H	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
L	X	↓	H	X	X	X	X	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
L	X	↓	L	X	X	X	X	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
↑	L	L	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
↓	L	L	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
↓	L	H	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
↑	H	L	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
↑	H	H	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>

†Shifting left requires external connection of Q<sub>B</sub> to A, Q<sub>C</sub> to B, and Q<sub>D</sub> to C. Serial data is entered at input D.  
H=high level (steady state), L=low level (steady state), X=irrelevant (any input, including transitions)  
↓=transition from high to low level, ↑=transition from low to high level.  
a, b, c, d=the level of steady-state input at inputs A, B, C, or D, respectively.  
Q<sub>A0</sub>, Q<sub>B0</sub>, Q<sub>C0</sub>, Q<sub>D0</sub>=the level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, or Q<sub>D</sub>, respectively, before the indicated steady-state input conditions were established.  
Q<sub>An</sub>, Q<sub>Bn</sub>, Q<sub>Cn</sub>, Q<sub>Dn</sub>= the level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, or Q<sub>D</sub>, respectively, before the most-recent ↓ transition of the clock.

Absolute Maximum Ratings

- Supply voltage, V<sub>CC</sub> ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature 54LS ..... -55°C to 125°C  
74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54, 74			-400	μA
I <sub>OL</sub>	Low-level output current	54			4	mA
		74			8	
f <sub>clock</sub>	Clock frequency		0		25	MHz
t <sub>w</sub>	Width of clock or clear input pulse		20			ns
t <sub>SU</sub>	Data set up time		20			ns
t <sub>h</sub>	Data hold time	54	20			ns
		74	10			
T <sub>A</sub>	Operating free-air temperature	54	-55		125	°C
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage			2			V
V <sub>IL</sub>	Low-level input voltage			54	0.7		V
				74	0.8		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =Min	V <sub>IL</sub> =Max	54	2.5	3.4	V
		I <sub>OH</sub> =Max	V <sub>IH</sub> =Min	74	2.7	3.4	
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =Min	I <sub>OL</sub> =4mA	54, 74	0.25	0.4	V
		V <sub>IL</sub> =Max	I <sub>OL</sub> =8mA	74	0.35	0.5	
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> =Max, V <sub>I</sub> =7V				0.1	mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				20	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V				−0.4	mA
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> =Max (Note 2)		−20		−100	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> =Max (Note 3)		13		21	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs and serial input open; A, B, C, and D inputs grounded, mode control at 4.5V, and a momentary 3V, then ground, applied to both clock inputs.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$**

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$f_{\text{max}}$	Maximum clock frequency	$C_L = 15\text{pF}$ , $R_L = 2\text{k}\Omega$	25	36		MHz
$t_{PLH}$	Propagation delay time, low-to-high-level Q outputs from clock input			18	27	ns
$t_{PHL}$	Propagation delay time, high-to-low-level Q outputs from clock input			21	32	ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS107A

## DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR, AND COMPLEMENTARY OUTPUTS

### Features


- Negative edge-triggering
- Independent input/output terminals for each flip-flop.
- Direct reset input
- Q and  $\bar{Q}$  outputs

### Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K inputs must be stable one setup time prior to the High-to-Low clock transition for predictable operation. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. The data on the J and K inputs may change while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the clear input will reset the outputs regardless of the logic levels of the other inputs.

↓=Negative going edge of pulse  
 $Q_0$ =The output logic level before the indicated input conditions were established.  
Toggle=Each output changes to the complement of its previous level on each falling edge of the clock pulse.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table

Inputs				Outputs	
CLR	CLK	J	K	Q	$\bar{Q}$
L	X	X	X	L	H
H	↓	L	L	$Q_0$	$\bar{Q}_0$
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	Toggle	Toggle
H	H	X	X	$Q_0$	$\bar{Q}_0$

### Function Block Diagram



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$f_{\text{clock}}$	Clock frequency		0		30	MHz
$t_w$	Pulse Width/enable pulse	Clock High	20			ns
		Clear Low	25			
$t_{su}$	Data setup time		20↓			ns
$t_h$	Data hold time		0↓			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	



**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS			MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage			54	0.7		V	
				74	0.8			
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA			−1.5		V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =Min I <sub>OH</sub> =Max	V <sub>IL</sub> =Max V <sub>IH</sub> =Min	54	2.5	3.4	V	
				74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =Min V <sub>IL</sub> =Max V <sub>IH</sub> =Min	I <sub>OL</sub> =4mA	54,74	0.25	0.4	V	
			I <sub>OL</sub> =8mA	74	0.35	0.5		
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> =Max V <sub>I</sub> =7V	J,K		0.1		mA	
			Clear		0.3			
			Clock		0.4			
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =Max V <sub>I</sub> =2.7V	J,K		20		μA	
			Clear		60			
			Clock		80			
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =Max V <sub>I</sub> =0.4V	J,K		−0.4		mA	
			Clear		−0.8			
			Clock		−0.8			
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> =Max (Note 2)			−20	−100	mA	
I <sub>CC</sub>	Supply current	V <sub>CC</sub> =Max (Note 3)			4	6	mA	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed  $V_o = 2.25\text{V}$  and  $2.125\text{V}$  for 54 and 74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all outputs open,  $I_{CC}$  is measured with the Q and  $\bar{Q}$  outputs high in turn. At the time of measurement the clock is grounded.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
$f_{\text{max}}$			$C_L = 15\text{pF}$ $R_L = 2\text{k}\Omega$	30	45		MHz
$t_{PLH}$	Clear	$\bar{Q}$			15	20	ns
$t_{PHL}$		Q			15	20	
$t_{PLH}$	Clock	Q or $\bar{Q}$			15	20	ns
$t_{PHL}$					15	20	


\*  $f_{\text{max}}$  = maximum clock frequency; tested with all outputs loaded.

$t_{PLH}$  = propagation delay time, low-to-high-level output.

$t_{PHL}$  = propagation delay time, high-to-low-level output.

#For load circuit and voltage waveforms, see page 3-11.

**Application Example**  
2BIT SHIFT REGISTER



# GD54/74LS109A

## DUAL POSITIVE-EDGE-TRIGGERED J- $\bar{K}$ FLIP-FLOPS

### Feature

- Positive Edge-Triggering
- Direct Set and reset inputs
- J and  $\bar{K}$  inputs
- Q and  $\bar{Q}$  outputs

### Description

This device contains two independent positive-edge-triggered J- $\bar{K}$  flip-flops with complementary outputs. The J and  $\bar{K}$  data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the J and  $\bar{K}$  inputs may be changed while the clock is high or low as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

### Function Table

Inputs					Outputs	
PR	CLR	CLK	J	$\bar{K}$	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↑	L	L	L	H
H	H	↑	H	L	Toggle	
H	H	↑	L	H	$Q_0$	$\bar{Q}_0$
H	H	↑	H	H	H	L
H	H	L	X	X	$Q_0$	$\bar{Q}_0$

X = Either Low or High Logic Level


↑ = Rising Edge of Pulse

\* = This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) state.

$Q_0$  = The output logic level of Q before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each active transition of the clock pulse.


### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package

Suffix-J : Ceramic Dual In Line Package

### Functional Block Diagram



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C
- 74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$f_{clock}$	Clock frequency		0		25	MHz
$t_w$	Pulse Width	Clock High	18			ns
		Preset Low	15			
		Clear Low	15			
$t_{SU}$	Setup Time	Data High	30†			ns
		Data Low	20†			
$t_H$	Hold Time		0†			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.5	3.4		V
		$I_{OH} = \text{Max}, V_{IH} = \text{Min}$	74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$ 54,74		0.25	0.4	V
			$I_{OL} = 8\text{mA}$ 74		0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ $V_I = 7\text{V}$	J, $\bar{K}$			0.1	mA
			Clock			0.1	
			Preset			0.2	
			Clear			0.2	
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ $V_I = 2.7\text{V}$	J, $\bar{K}$			20	$\mu A$
			Clock			20	
			Preset			40	
			Clear			40	
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ $V_I = 0.4\text{V}$	J, $\bar{K}$			-0.4	mA
			Clock			-0.4	
			Present			-0.8	
			Clear			-0.8	
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)			4	8	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where  $V_O = 2.25\text{V}$  and 2.125V for 54 and 74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all outputs open,  $I_{CC}$  is measured with the Q and  $\bar{Q}$  outputs high in turn. At the time of measurement the clock is grounded.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> = 15pF, R <sub>L</sub> = 2kΩ	25	33		MHz
t <sub>PLH</sub>	Clock	Q or $\bar{Q}$		17	25		ns
t <sub>PHL</sub>				22	30		ns
t <sub>PLH</sub>	Clear	$\bar{Q}$		17	25		ns
t <sub>PHL</sub>		Q		22	30		
t <sub>PLH</sub>	Preset	Q		16	25		ns
t <sub>PHL</sub>		$\bar{Q}$		22	30		

\*  $f_{max}$  = maximum clock frequency.  
 $t_{PLH}$  = propagation delay time, low-to-level output.  
 $t_{PHL}$  = propagation delay time, high-to-low-level output.

# GD54/74LS112

## DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOPS WITH SET AND RESET


### Features

- Negative edge-triggering
- Diode clamped inputs
- Independent input/output terminals for each flip-flop.
- Direct set and reset inputs
- Q and  $\bar{Q}$  outputs

### Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. Data on the J and K inputs can be changed while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Table

Inputs					Outputs	
PR	CLR	CLK	J	K	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	$Q_0$	$\bar{Q}_0$
H	H	↓	L	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	Toggle	Toggle
H	H	H	X	X	$Q_0$	$\bar{Q}_0$


↓=Negative Going Edge of Pulse

\*=This configuration is nonstable: that is, it will not persist when preset and/or clear inputs return to their inactive (high) level.

$Q_0$ =The output logic level before the indicated input conditions were established.

Toggle=Each output changes to the complement of its previous level on each falling edge of the clock pulse.

### Block Diagram (Each Flip Flop)





**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	MAX	UNIT
$V_{CC}$	Supply voltage		4.75	5.25	V
$I_{OH}$	High-level output current			-0.4	mA
$I_{OL}$	Low-level output current			8	mA
$t_w$	Pulse width	clock high	20		ns
		clock low	25		
		clear or preset low	25		
$f_{clock}$	Clock frequency		0	30	MHz
$t_{su}$	Set up time		20↓*		ns
$t_h$	Input hold time		0↓*		ns
$T_A$	Operating free-air temperature		0	70	°C

\* For falling edge.

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54		0.7	V	
			74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, I_{OH} = \text{Max}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	54	2.5	3.4	V	
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54, 74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$	J,K			0.1	mA
			Clear			0.3	
			Preset			0.3	
			Clock			0.4	
$I_{IH}$	High-level Input current	$V_{CC} = \text{Max}, V_I = 2.7$	J,K			20	$\mu\text{A}$
			Clear			60	
			Preset			60	
			Clock			80	
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$	J,K			-0.4	mA
			Clear			-0.8	
			Preset			-0.8	
			Clock			-0.8	
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)		4		6	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from outputs where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where  $V_O = 2.25\text{V}$  and  $2.125\text{V}$  for, 54 and 74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all outputs open,  $I_{CC}$  is measured with the Q and  $\bar{Q}$  outputs high in turn. At the time of measurement the clock is grounded.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$** 

SYMBOL*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> = 15 pF R <sub>L</sub> = 2KΩ	30	45		MHz
t <sub>PLH</sub>	Clear, preset Clock	Q or Q̄			15	20	ns
t <sub>PHL</sub>					15	20	

\*  $f_{\text{max}}$  = maximum clock frequency

\*  $t_{PLH}$  = propagation delay time, low-to-high-level output.

\*  $t_{PHL}$  = propagation delay time, high-to-low-level output.

# For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS123

## DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR

### Feature

- D-C Triggered from active-high or active-low gated logic inputs
- Retriggerable for very long output pulses, up to 100% duty cycle
- Overriding clear terminates output pulse
- Compensated for  $V_{CC}$  and temperature variations

### Description

This D-C triggered multivibrator features output pulse width control by three methods. The basic pulse time is programmed by selection of external resistance and capacitance values.

The LS123 is provided enough Schmitt hysteresis to ensure jitter-free triggering from the B input with transition rates as slow as 0.1 millivolt per nanosecond.

### Output Pulse Width, $t_w$

The output pulse width  $t_w$  is set by  $R_{ext}$  and  $C_{ext}$

- When  $C_{ext}$  is greater than 1000 pF.  
 $t_w = 0.45 \cdot R_{ext} \cdot C_{ext}$  (ns),  $R_{ext}$ : k $\Omega$ ,  $C_{ext}$ : pF.
- When  $C_{ext}$  is equal to or less than 1000 pF, See Figure 1.





Figure 1. Typical Output Pulse Width VS External Timing Capacitance

### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
 74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Table

INPUT			OUTPUTS	
CLEAR	A	B	Q	$\bar{Q}$
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	$\uparrow$	$\neg$	$\neg$
H	$\downarrow$	H	$\neg$	$\neg$
$\uparrow$	L	H	$\neg$	$\neg$




Figure 2. Connection of  $C_{ext}$  and  $R_{ext}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$t_w$	Pulse width		40			ns
$R_{ext}$	External timing resistance		5		260	K $\Omega$
$C_{ext}$	External capacitance		No restriction			
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage	54		0.7		V
		74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.5	3.4	V
		$I_{OH} = \text{Max}, V_{IH} = \text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, I_{OL} = 4\text{mA}$	54,74	0.25	0.4	V
		$V_{IL} = \text{Max}, V_{IH} = \text{Min}, I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu A$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = 5.25\text{V}$ (Note 3)		12	20	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Note 3: With all outputs open and 4.5V applied to all data and clear inputs,  $I_{CC}$  is measured after a momentary ground, then 4.5V is applied to clock.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	A	Q	$C_{ext}=0, R_{ext}=5k\Omega$ $C_L=15pF, R_L=2k\Omega$	23	33	ns	
	B			23	44		
$t_{PHL}$	A	$\overline{Q}$		32	45	ns	
	B			34	56		
$t_{PHL}$	Clear	Q		20	27	ns	
$t_{PLH}$		$\overline{Q}$		28	45		
$t_wQ$ (min)	A or B	Q		116	200	ns	
$t_wQ$	A or B	Q		$C_{ext}=1000pF,$ $R_{ext}=10k\Omega$ $C_L=15pF, R_L=2k\Omega$	4	4.5	5

\*  $t_{PLH}$  = propagation delay time, low-to-high-level output.\*  $t_{PHL}$  = propagation delay time, high-to-low-level output.\*  $t_wQ$  = width of pulse at output Q

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS125A

## QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

### Description

This device contains 4 buffers with 3-state outputs and is provided with an output control input C which is independent for each buffer.

### Function Table


INPUTS		OUTPUT Y
C	A	
L	L	L
L	H	H
H	X	Z

X: Irrelevant

Z: High Impedance


Output is off (disabled) when C is high

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Schematic (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- 74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-1	mA
		74			-2.6	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage		54		0.7	V
			74		0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.5	3.4	V
		$I_{OH} = \text{Max}, V_{IH} = \text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	54, 74	0.25	0.4	V
		$I_{OL} = 12\text{mA}$				
		$I_{OL} = 24\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-40	-225	mA
$I_{OZ}$	Off-state (high-impedance state) output current	$V_{CC} = \text{Max}, V_{IH} = \text{Min}$	$V_O = 2.4\text{V}$		20	$\mu\text{A}$
		$V_{IL} = \text{Max},$	$V_O = 0.4\text{V}$		-20	
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ Data Input=0V Output control=4.5V		11	20	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 45\text{pF}$ $R_L = 667\Omega$		9	15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			7	18	ns
$t_{PZH}$	Output enable time to high level			12	20	ns
$t_{PZL}$	Output enable time to low level			15	25	ns
$t_{PHZ}$	Output disable time from high level				20	ns
$t_{PLZ}$	Output disable time from low level	$C_L = 5\text{pF}$ $R_L = 667\Omega$			20	ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS132

## QUAD 2-INPUT NAND GATES WITH SCHMITT TRIGGER INPUTS

### Features


- Suitable for waveforms shaping applications
- Wide hysteresis width (0.8V typical) and high noise margin

### Description

This device contains four independent gates each of which performs the logic NAND function. Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter free output.

When inputs A and B are high, output Y is low, and when either or both inputs are low, Y is high.

### Pin Configuration



$V_{IN}$  VERSUS  $V_{OUT}$   
TRANSFER FUNCTION




Fig. 1

### Function Table

A	B	Y
L	L	H
H	L	H
L	H	H
H	H	L

$$Y = \overline{AB}$$

### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>T+</sub>	Positive-Going Input Threshold Voltage (Note 1)		V <sub>CC</sub> =5V		1.4	1.6	1.9	V
V <sub>T-</sub>	Negative-Going Input Threshold Voltage (Note 1)		V <sub>CC</sub> =5V		0.5	0.8	1	V
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA		−1.5			V
V <sub>T+</sub> , V <sub>T-</sub>	Input Hysteresis (Note 1)		V <sub>CC</sub> =5V		0.4	0.8		V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min	54	2.5	3.4	V	
			I <sub>OH</sub> =Max , V <sub>I</sub> =V <sub>T-</sub> Min	74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min	I <sub>OL</sub> =4mA	54, 74	0.25	0.4	V
			V <sub>I</sub> =V <sub>T+</sub> Max	I <sub>OL</sub> =8mA	74	0.35	0.5	
I <sub>T+</sub>	Input Current at Positive-Going Threshold		V <sub>CC</sub> =5V, V <sub>I</sub> =V <sub>T+</sub>			−0.14		mA
I <sub>T-</sub>	Input Current at Negative-Going Threshold		V <sub>CC</sub> =5V, V <sub>I</sub> =V <sub>T-</sub>			−0.18		mA
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V			0.1		mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V			20		μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V			−0.4		mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)			−20	−100	mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max			5.9	11	mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max			8.2	14	mA

Note 1: All typical values are at  $V_{CC}=5V, T_A=25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics,  $V_{CC}=5V, T_A=25^{\circ}C$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L=15\text{pF}, R_L=2\text{k}\Omega$		15	22	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			15	22	ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS138

## 3-TO-8-LINE DECODERS/DEMULTIPLEXERS

### Feature

- Designed Specifically for High Speed Memory Decoders and Data Transmission Systems
- Incorporate 3 Enable Inputs to Simplify Cascading AND/OR Data Reception
- Schottky Clamped for High Performance

### Description

This schottky-clamped TTL MSI circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay time. In high-performance memory systems this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit the delay times of this decoder and the enable time of the memory are usually less than the typical access times of the memory. This means that the effective system delay introduced by the schottky-clamped system decoder is negligible.

### Function Table


INPUTS			OUTPUTS							
ENABLE		SELECT								
G1	G2*	C B A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X X X	H	H	H	H	H	H	H	H
L	X	X X X	H	H	H	H	H	H	H	H
H	L	L L L	L	H	H	H	H	H	H	H
H	L	L L H	H	L	H	H	H	H	H	H
H	L	L H L	H	H	L	H	H	H	H	H
H	L	L H H	H	H	H	L	H	H	H	H
H	L	H L L	H	H	H	H	L	H	H	H
H	L	H L H	H	H	H	H	H	L	H	H
H	L	H H L	H	H	H	H	H	H	L	H
H	L	H H H	H	H	H	H	H	H	H	L

\* G2=G2A+G2B

### Absolute Maximum Ratings


- Supply voltage, Vcc ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C  
74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Block Diagram and Logic



## Application Example

### 4-LINE TO 16-LINE DECODER/DEMULTIPLEXER



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage	54		0.7		V
		74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, I_{OH} = \text{Max}, V_{IH} = \text{Min}$	54	2.5	3.4	V
			74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, V_{IH} = \text{Min}, I_{OL} = 4\text{mA}$	54,74	0.25	0.4	V
		$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1	$\text{mA}$
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu A$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4	$\text{mA}$
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-20		-100	$\text{mA}$
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ Outputs enabled and open		6.3	10	$\text{mA}$

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LEVEL	TEST CONDITION#	MIN	TYP	MAX	UNIT	
t <sub>PLH</sub>	Binary Select	Any	2	C <sub>L</sub> = 15pF R <sub>L</sub> = 2kΩ	13	20		ns	
t <sub>PHL</sub>					27	41		ns	
t <sub>PLH</sub>			3		18	27		ns	
t <sub>PHL</sub>					26	39		ns	
t <sub>PLH</sub>	Enable	Any	2		12	18		ns	
t <sub>PHL</sub>					21	32		ns	
t <sub>PLH</sub>			3		17	26		ns	
t <sub>PHL</sub>					25	38		ns	

#For load circuit and voltage waveforms, see page 3-11.



# GD54/74LS139

## DUAL 2-TO-4-LINE DECODERS/DEMULTIPLEXERS

### Feature

- Designed Specifically for High Speed Memory Decoders and Data Transmission Systems
- Schottky Clamped for High Performance

### Description

This schottky-clamped TTL MSI circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by schottky-clamped system decoder is negligible.

### Function Table


INPUTS		OUTPUTS			
ENABLE	SELECT				
G	B A	Y0	Y1	Y2	Y3
H	X X	H	H	H	H
L	L L	L	H	H	H
L	L H	H	L	H	H
L	H L	H	H	L	H
L	H H	H	H	H	L

H: High level  
L: Low level  
X: Irrelevant

### Absolute Maximum Ratings


- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Block Diagram and Logic



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage	54		0.7		V
		74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.5	3.4	V
		$I_{OH} = \text{Max}, V_{IH} = \text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, I_{OL} = 4\text{mA}$	54, 74	0.25	0.4	V
		$V_{IL} = \text{Max}, I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu A$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20	-100	mA
$I_{CC}$	Supply current	$V_{CC} = 5.25\text{V}$ Outputs enabled and open		6.8	1.1	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LEVEL	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Binary Select	Any	2	C <sub>L</sub> = 15pF R <sub>L</sub> = 2kΩ		13	20	ns
t <sub>PHL</sub>						22	33	ns
t <sub>PLH</sub>			3			18	29	ns
t <sub>PHL</sub>						25	38	ns
t <sub>PLH</sub>	Enable	Any	2			16	24	ns
t <sub>PHL</sub>						21	32	ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS145

## BCD-TO-DECIMAL DECODER/DRIVER

### Features

- Full Decoding of Input Logic
- 80-mA Sink-Current Capability
- All Outputs Are Off for Invalid BCD Input Conditions
- Low Power Dissipation of 'LS145...35 mW Typical

### Description

These monolithic BCD-to-decimal decoder/drivers consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input available for decoding by the NAND gates. Full decoding of valid BCD input logic ensures that all outputs remains off for all invalid binary input conditions. These decoders feature high-performance, n-p-n output transistors designed for use as indicator/relay drivers or as open-collector logic-circuit drivers.


The outputs are open collector types with a breakdown voltage of 15V and an  $I_{OL}$  of 80mA (with  $V_{OL} \leq 3V$ ) This device is therefore suitable for use as an LSTTL/MOS interface, display tube and relay driver.

### Function Table

NO.	INPUTS				OUTPUTS									
	D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H
3	L	L	H	H	H	H	L	H	H	H	H	H	H	H
4	L	H	L	L	H	H	H	L	H	H	H	H	H	H
5	L	H	L	H	H	H	H	H	L	H	H	H	H	H
6	L	H	H	L	H	H	H	H	H	L	H	H	H	H
7	L	H	H	H	H	H	H	H	H	H	L	H	H	H
8	H	L	L	L	H	H	H	H	H	H	H	L	H	H
9	H	L	L	H	H	H	H	H	H	H	H	H	L	H
10	H	L	H	L	H	H	H	H	H	H	H	H	H	H
11	H	L	H	H	H	H	H	H	H	H	H	H	H	H
12	H	H	L	L	H	H	H	H	H	H	H	H	H	H
13	H	H	L	H	H	H	H	H	H	H	H	H	H	H
14	H	H	H	L	H	H	H	H	H	H	H	H	H	H
15	H	H	H	H	H	H	H	H	H	H	H	H	H	H


H=high level (off), L=low level (on)

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Functional Block Diagram



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$V_O$	Off-State output voltage	54,74			15	V
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS			MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage	54			0.7			V
		74			0.8			
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}$ , $I_I = -18\text{mA}$			-1.5			V
$I_{O(\text{Off})}$	Off-state output current	$V_{CC} = \text{Min}$ , $V_{OH} = \text{Max}$			250			$\mu\text{A}$
$V_{O(\text{ON})}$	On-state output voltage	$V_{CC} = \text{Min}$	$I_{OL} = 12\text{mA}$	54,74	0.25	0.4		V
			$I_{OL} = 24\text{mA}$	74	0.35	0.5		
		$V_{IH} = \text{Min}$	$I_{OL} = 80\text{mA}$	74	2.3	3.0		
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ , $V_I = 7\text{V}$			0.1			mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ , $V_I = 2.7\text{V}$			20			$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ , $V_I = 0.4\text{V}$			-0.4			mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 2)			7	13		mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2:  $I_{CC}$  is measured with all inputs grounded and outputs open.

## Switching Characteristics, $V_{CC} = 5\text{V}$ , $T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER	TEST CONDITION#	MIN	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 4\text{ pF}$ , $R_L = 665\Omega$	50		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		50		ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS148

## 8-TO-3 LINE PRIORITY ENCODER

### Features

- Priority Decoding of the Data Inputs
- Code conversions
- Decimal-to-BCD Converter
- Group Serial Output active when any input is low

### Description


These priority encoder provide on 8 line to 3 line priority encoder function and priority sequence function.

A priority is given to each input the highest level input pin signal is encoded when two or more inputs are simultaneously active.

The number of input data can be easily increased by using the enable inupt E output enable  $\overline{EO}$  and group serial output  $\overline{GS}$ .

This device is suitable for use as a key board encoder.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
 Suffix J : Ceramic Dual In Line Package

### Function Table

INPUTS										OUTPUTS				
E1	D0	D1	D2	D3	D4	D5	D6	D7		A2	A1	A0	GS	EO
H	X	X	X	X	X	X	X	X		H	H	H	H	H
L	H	H	H	H	H	H	H	H		H	H	H	H	L
L	X	X	X	X	X	X	X	L		L	L	L	L	H
L	X	X	X	X	X	X	L	H		L	L	H	L	H
L	X	X	X	X	X	L	H	H		L	H	L	L	H
L	X	X	X	L	H	H	H	H		H	L	L	L	H
L	X	X	L	H	H	H	H	H		H	L	H	L	H
L	X	L	H	H	H	H	H	H		H	H	L	L	H
L	L	H	H	H	H	H	H	H		H	H	H	L	H

### Functional Block Diagram





## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS			MIN	Typ (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage			54	0.7		V	
				74	0.8			
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA			−1.5		V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =Min I <sub>OH</sub> =Max	V <sub>IL</sub> =Max V <sub>IH</sub> =Min	54	2.5	3.4	V	
				74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =Min V <sub>IL</sub> =Max V <sub>IH</sub> =Min	I <sub>OL</sub> =4mA	54,74	0.25	0.4	V	
			I <sub>OL</sub> =8mA	74	0.35	0.5		
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> =Max V <sub>I</sub> =7V	Input D0~D7		0.2		mA	
			All other inputs		0.1			
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =Max V <sub>I</sub> =2.7V	Input D0~D7		40		μA	
			All other inputs		20			
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =Max V <sub>I</sub> =0.4V	Input D0~D7		−0.8		mA	
			All other inputs		−0.4			
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> =Max (Note 2)			−20	−100	mA	
I <sub>CC</sub>	Supply current	V <sub>CC</sub> =Max (Note 3)	Condition A		12	20	mA	
			Condition B		10	17		

**Note 1:** All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

**Note 2:** Not more than one output should be shorted at a time, and duration should not exceed one second.

**Note 3:** Condition A:  $I_{CC}$  is measured with input D4 and E1 grounded, other inputs and outputs open.

Condition B:  $I_{CC}$  is measured with all inputs and outputs open.



Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	D1~D7	Y1, Y2, Y3	$C_L = 15pF$ $R_L = 2k\Omega$	14	18	ns	
$t_{PHL}$	(levels of delay 2)			15	25		
$t_{PLH}$	D1~D7	Y1, Y2, Y3		20	36	ns	
$t_{PHL}$	(level of delay 3)			16	29		
$t_{PLH}$	D0~D7	E0		7	18	ns	
$t_{PHL}$	(levels of delay 3)			25	40		
$t_{PLH}$	D0~D7	GS		35	55	ns	
$t_{PHL}$	(levels of delay 2)			9	21		
$t_{PLH}$	E1	Y1, Y2, Y3		16	25	ns	
$t_{PHL}$	(levels of delay 2)			12	25		
$t_{PLH}$	E1	GS		12	17	ns	
$t_{PHL}$	(levels of delay 2)			14	36		
$t_{PLH}$	E1	E0		12	21	ns	
$t_{PHL}$	(levels of delay 2)			23	35		

\*  $t_{PLH}$  = propagation delay time, low-to-high-level output\*  $t_{PHL}$  = propagation delay time, high-to-low-level output

# For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS151

## DATA SELECTOR/MULTIPLEXER

### Features


- Select one-of-eight data lines
- Performs parallel-to-serial conversion
- Permits multiplexing from N lines to one line
- Also for use Boolean function generator

### Description

This data selector/multiplexer contains full on-chip decoding to select the desired data source. The LS151 selects one-of-eight data sources. The LS151 has a strobe input which must be at a low logic level to enable these devices. A high level at the strobe forces the W output high, and the Y output low.


The LS151 features complementary W and Y outputs.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Functional Block Diagram



Function Table

Inputs			Outputs	
Select			Y	W
C	B	A		
X	X	X	L	H
L	L	L	D0	$\overline{D0}$
L	L	H	D1	$\overline{D1}$
L	H	L	D2	$\overline{D2}$
L	H	H	D3	$\overline{D3}$
H	L	L	D4	$\overline{D4}$
H	L	H	D5	$\overline{D5}$
H	H	L	D6	$\overline{D6}$
H	H	H	D7	$\overline{D7}$

H=High Level, L=Low Level, Irrelevant  
D0,D1...D7=the level of the respective D input

Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT	
V <sub>IH</sub>	High-level input voltage			2			V	
V <sub>IL</sub>	Low-level input voltage			54	0.7		V	
				74	0.8			
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA			−1.5		V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =Min, V <sub>IL</sub> =Max		54	2.5	3.4	V	
		I <sub>OH</sub> =Max, V <sub>IH</sub> =Min		74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =Min	I <sub>OL</sub> =4mA	54, 74		0.25	0.4	V
		V <sub>IL</sub> =Max V <sub>IH</sub> =Min	I <sub>OL</sub> =8mA	74		0.35	0.5	
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> =Max, V <sub>I</sub> =7V			0.1		mA	
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V			20		μA	
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V			−0.4		mA	
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> =Max (Note 2)			−20	−100	mA	
I <sub>CC</sub>	Supply current	V <sub>CC</sub> =Max (Note 3)			6	10	mA	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs open, strobe and data select inputs at 4.5V, and all other inputs open.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$** 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION #	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	A,B or C(4 levels)	Y	C <sub>L</sub> =15pF  R <sub>L</sub> =2KΩ	27	43	ns	
t <sub>PHL</sub>				18	30		
t <sub>PLH</sub>	A,B or C(3 levels)	W		14	23	ns	
t <sub>PHL</sub>				20	32		
t <sub>PLH</sub>	Any D	Y		20	32	ns	
t <sub>PHL</sub>				16	26		
t <sub>PLH</sub>	Any D	W		13	21	ns	
t <sub>PHL</sub>				12	20		
t <sub>PLH</sub>	Strobe	Y		26	42	ns	
t <sub>PHL</sub>				20	32		
t <sub>PLH</sub>	Strobe	W		15	24	ns	
t <sub>PHL</sub>				18	30		

\*  $t_{PLH}$  = propagation delay time, low-to-high-level output

\*  $t_{PHL}$  = propagation delay time, high-to-low-level output

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS153

## DUAL 4-LINE TO 1 – LINE DATA SELECTORS/MULTIPLEXERS

### Feature

- Permits Multiplexing from N Lines to 1 Line
- Performs Parallel-to-Serial Conversion
- Srobe (Enable) Line Provided for Cascading (N Lines to n Lines)
- High-Fan-Out, Low-Impedance, Totem Pole Outputs
- Fully Compatible with Most TTL and DTL Circuits


### Description

This monolithic data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip binary decoding data selection to the AND/OR invert gates. Separate strobe inputs are provided for each of the two four line sections.


### Function Table

SELECT INPUTS		DATA INPUTS				STROBE	OUTPUT
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

### Schematics of Inputs and Outputs




### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Functional Block Diagram



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage	54		0.7		V
		74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC}=\text{Min}, I_I=-18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC}=\text{Min}, V_{IL}=\text{Max}$	54	2.5	3.4	V
		$I_{OH}=\text{Max}, V_{IH}=\text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC}=\text{Min}, V_{IL}=\text{Max}$	54, 74	0.25	0.4	V
		$V_{IH}=\text{Min}, I_{OL}=8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC}=\text{Max}, V_I=7\text{V}$			0.1	mA
$I_{IH}$	High-level input current	$V_{CC}=\text{Max}, V_I=2.7\text{V}$			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC}=\text{Max}, V_I=0.4\text{V}$			-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC}=\text{Max}$ (Note 2)	-20		-100	mA
$I_{CCL}$	Supply current	$V_{CC}=5.25\text{V}$ (Note 3)		7.4	12	mA

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Note 3:  $I_{CCL}$  is measured with the outputs open and all inputs grounded.

## Switching Characteristics, $V_{CC}=5\text{V}$ , $T_A=25^{\circ}\text{C}$

SYMBOL	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	Y	$C_L=15\text{ pF}, R_L=2\text{k}\Omega$	10	15		ns
$t_{PHL}$	Data	Y		17	26		ns
$t_{PLH}$	Select	Y		19	29		ns
$t_{PHL}$	Select	Y		25	38		ns
$t_{PLH}$	Strobe	Y		16	24		ns
$t_{PHL}$	Strobe	Y		21	32		ns

#For load circuit and voltage waveforms, see page 3-11.



# GD54/74LS154

## 4-LINE TO 16-LINE DECODERS/DEMULTIPLEXERS


### Feature

- Decodes 4 Binary-Coded Inputs into One of 16 Mutually Exclusive Outputs
- Performs the Demultiplexing Function by Distributing Data from One Input Line to Any One of 16 Outputs
- Input Clamping Diodes Simplify System Design
- High Fan-Out, Low-Impedance, Totem-Pole Outputs
- Fully Compatible with Most TTL, DTL and MSI Circuits

### Description

This monolithic 4-line to 16 line decoder utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive outputs when both the strobe inputs,  $G_1$  and  $G_2$  are low. The demultiplexing function is performed by using the 4 input lines to address the output line, passing data from one of the strobe inputs with the other strobe

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package


input low. When either strobe input is high, all outputs are high.

### Function Table


INPUTS					OUTPUTS																
G1	G2	D	C	B	A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	L	L	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
L	L	L	H	L	H	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
L	L	L	H	L	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H
L	L	L	H	H	L	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H
L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H
L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H
L	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H

H: High level L: Low level X: Irrelevant

Function Block Diagram



Schematics of Inputs and Outputs



• Supply voltage, Vcc .....	7V
• Input voltage .....	7V
• Operating free-air temperature range 54LS .....	–55°C to 125°C
74LS .....	0°C to 70°C
• Storage temperature range .....	–65°C to 150°C

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74			−400	μA
I <sub>OL</sub>	Low-level output current	54			4	mA
		74			8	
T <sub>A</sub>	Operating free-air temperature	54	−55		125	°C
		74	0		70	

SYMBOL	PARAMETER	TEST CONDITIONS		TYP		MAX	UNIT
				MIN	(Note 1)		
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54	0.7			V
			74	0.8			
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$		-1.5			V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}$ $I_{OH} = \text{Max}$	$V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	54	2.5 3.4		V
				74	2.7 3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54, 74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1		mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20		$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4		mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)			-20	-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)			9	14	mA

### Switching Characteristics $V_{CC}=5V$ , $T_A=25^\circ C$

SYMBOL	TEST CONDITIONS#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Data to output		22	36	ns
t <sub>PHL</sub>	Data to output		22	33	ns
t <sub>PLH</sub>	Strobe to output		18	30	ns
t <sub>PHL</sub>	Strobe to output		16	27	ns

4-115

# GD54/74LS155

## DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS


### Features

- Applications:
  - Dual 2-to-4-line decoder
  - Dual 1-to-4-line demultiplexer
  - 3-to-8-line decoder
  - 1-to-8-line demultiplexer
- Individual strobes simplify cascading for decoding or demultiplexing larger words
- Input clamping diodes simplify system design


### Description

These TTL circuits feature dual 1-line-to-4-line demultiplexers with individual strobes and common binary-address inputs in a single 16-pin package. When both sections are enabled by the strobes, the common address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input C1 is inverted at its outputs and data applied at  $\overline{C2}$  is true through its outputs. The inverter following the C1 data input permits use as a 3-to-8-line decoder, or 1-to-8-line demultiplexers, without external gating. Input clamping diodes are provided on these circuits to minimize transmission-line effects and simplify system design.

### Functional Block Diagram



### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Tables

#### 2-Line-to-4-Line Decoder or 1-Line-to-4-Line Demultiplexer

Select		Inputs		Outputs			
B	A	Strobe	Data	1Y0	1Y1	1Y2	1Y3
X	X	H	X	H	H	H	H
L	L	L	H	L	H	H	H
L	L	L	L	H	L	H	H
H	L	L	H	H	H	L	H
H	L	L	L	H	H	H	L
X	X	X	L	H	H	H	H

Select		Inputs		Outputs			
B	A	Strobe	Data	2Y0	2Y1	2Y2	2Y3
X	X	H	X	H	H	H	H
L	L	L	L	L	H	H	H
L	L	L	L	H	L	H	H
H	L	L	L	H	H	L	H
H	L	L	L	H	H	H	L
X	X	X	H	H	H	H	H

#### 3-Line-to-8-Line Decoder or 1-Line-to-8-Line Demultiplexer

Select		Inputs		Outputs							
C*	B A	Strobe Or Data	C2	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
X	X	X	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H
L	L	L	L	H	L	H	H	H	H	H	H
L	L	L	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	L	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H
H	L	L	L	H	H	H	H	H	L	H	H
H	L	L	L	H	H	H	H	H	H	L	H
H	L	L	L	H	H	H	H	H	H	H	L

C\* = inputs C1 and  $\overline{C2}$  connected together  
 G\* = inputs G1 and G2 connected together  
 H = high level L = low level X = don't care

**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5		5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, I_{OH} = \text{Max}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	54	2.5	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54,74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$				-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	54	-20		-100	mA
			74	-20		-100	
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)			6.1	10	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs open, A, B, and C1 inputs at 4.5V, and C2, G1, and G2 inputs grounded.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LEVELS OF LOGIC	TEST CONDITIONS	54LS155 74LS155			UNIT
					MIN	TYP	MAX	
$t_{PLH}$	A, B, $\bar{C}2$ $\bar{G}1$ or $\bar{G}2$	Y	2	$C_L = 15pF$ , $R_L = 2k\Omega$ , See Note 4	10	15		ns
$t_{PHL}$	A, B, $\bar{C}2$ $\bar{G}1$ or $\bar{G}2$	Y	2		19	30		ns
$t_{PLH}$	A or B	Y	3		17	26		ns
$t_{PHL}$	A or B	Y	3		19	30		ns
$t_{PLH}$	C1	Y	3		18	27		ns
$t_{PHL}$	C1	Y	3		18	27		ns


$t_{PLH}$  = propagation delay time, low-to-high-level output

$t_{PHL}$  = propagation delay time, high-to-low-level output

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11.

### Application Example

#### 4-PHASE CLOCK PULSE GENERATOR





# GD54/74LS157

## QUADRUPLE 2-TO-1-LINE DATA SELECTORS/MULTIPLEXERS (NON INVERTED DATA OUTPUTS)

### Feature

- Buffered Inputs and Outputs
- Common Strobe/Select input for all 4 circuits.

### Descriptions

This monolithic data selector/multiplexer contains inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The LS157 has the same functions and pin connections as the LS257 but the latter is provided with 3-state outputs.

### Applications


- Expand Any Data Input Point
- Multiplex Dual Data Buses
- Generate Four Functions of Two Variables (One Variables Is Common)
- Source Programmable Counters

### Function Table


INPUTS				OUTPUT
STROBE	SELECT	A	B	Y
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

### Schematics of Inputs and Outputs

EQUIVALENT OF EACH INPUT




TYPICAL OF ALL OUTPUTS



S or G inputs:  $R_{eq} = 8.5 \text{ k}\Omega \text{ NOM}$


A or B inputs:  $R_{eq} = 17 \text{ k}\Omega \text{ NOM}$

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Block Diagram





# QUADRUPLE 2-TO-1-LINE DATA SELECTORS/MULTIPLEXERS (INVERTED DATA OUTPUTS) GD54/74LS158

## Features

- Buffered Inputs and Outputs
- Converted outputs provided.

## Applications

- Expand Any Data Input Point
- Multiplex Dual Data Buses
- Generate Four Functions of Two Variables (One Variable is Common)
- Source Programmable Counters


## Description

This monolithic data selector/multiplexer contains inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The LS 158 presents inverted data to minimize propagation delay time.

## Function Table


INPUTS				OUTPUT Y
STROBE	SELECT	A	B	
H	X	X	X	L
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

## Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

## Function Block Diagram



### Absolute Maximum Ratings

- |  |            |                |
|--|------------|----------------|
| • Supply voltage, Vcc .....            | 7V         |                |
| • Input voltage .....                  | 7V         |                |
| • Operating free-air temperature range | 54LS ..... | –55°C to 125°C |
|  | 74LS ..... | 0°C to 70°C    |
| • Storage temperature range .....      |            | –65°C to 150°C |

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
T <sub>A</sub>	Operating free-air temperature	54	−55			°C
		74	0			

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITION		MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High-level input voltage			2			V
V <sub>IL</sub>	Low-level input voltage			54		0.7	V
				74		0.8	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =Min, I <sub>I</sub> =−12mA				−1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =Min, V <sub>IH</sub> =Min	54	2.5	3.4		μA
		V <sub>IL</sub> =Max, I <sub>OH</sub> =Max	74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =Min	I <sub>OL</sub> =4mA	54,74	0.25	0.4	V
		V <sub>IL</sub> =Max V <sub>IH</sub> =Min					
I <sub>I</sub>	Input current at maximum Input voltage	V <sub>CC</sub> =Max, V <sub>I</sub> =7V	S or G input			0.2	mA
			A or B input			0.1	
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V	S or G input			40	μA
			A or B input			20	
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V	S or G input			−0.8	mA
			A or B input			−0.4	
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> =Max (Note 2)			−20	−100	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> =Max (Note 3)			4.8	8	mA
		V <sub>CC</sub> =Max (Note 4)			6.5	11	

Note 1: All typical values are at  $V_{CC}=5V$ ,  $T_A=25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs open, and all inputs at 4.5V

Note 4:  $I_{CC}$  is measured with all A inputs at 4.5V and all other inputs at 0V.

### Switching Characteristics, $V_{CC}5V$ , $T_A=25^{\circ}C$

PARAMETER*	FROM (INPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Data	C <sub>L</sub> = 15pF R <sub>L</sub> = 2kΩ		7	14	ns
t <sub>PHL</sub>				10	14	
t <sub>PLH</sub>	Strobe			11	20	ns
t <sub>PHL</sub>				18	21	
t <sub>PLH</sub>	Select			13	23	ns
t <sub>PHI</sub>				16	27	

\*  $t_{PLH}$ =propagation delay time, low-to-high-level output.

\*  $t_{PHL}$  = propagation delay time, high-to-low-level output.

# For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS161A

## SYNCHRONOUS 4 BIT COUNTERS; BINARY, DIRECT CLRAR

### Feature

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs

### Description

This synchronous, presettable counter features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating.

This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input wave form.

This counter is fully programmable; that is the outputs may be preset to either level. As presetting is synchronous setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.


The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two counter-enable inputs and a ripple carry output. Both countenable inputs (ENABLE P and ENABLE T) must be high to count, and ENABLE T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high level portion of the  $Q_A$  output. The high-level overflow ripple carry pulse can be enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.

### Function Table (Note 1)

$\overline{\text{CLR}}$	$\overline{\text{LOAD}}$	$E_T$	$E_P$	CK	$Q_A$	$Q_B$	$Q_C$	$Q_D$	RCO
L	X	X	X	X	L	L	L	L	L
H	L	L	X	$\uparrow$	$D_A$	$D_B$	$D_C$	$D_D$	L
H	L	H	X	$\uparrow$					L*
H	H	H	H	$\uparrow$	Count				L*
H	H	L	X	X	Inhibit				L
H	H	H	L	X	Inhibit				L*

Note 1: ↑ : Indicates a transition from low to high (positive edge triggering).  
 \* : RCO is normally low but is high when all Q outputs and  $E_T$  are high simultaneously, i.e.,  
 $\text{RCO} = Q_A \cdot Q_B \cdot Q_C \cdot Q_D \cdot E_T$   
 X : irrelevant

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package



## Typical Clear, Preset, Count, and Inhibit Sequences

Illustrated below is the following sequence:

1. Clear outputs to zero (asynchronous)
2. Preset to binary twelve
3. Count to thirteen, fourteen fifteen, zero, one, and two
4. Inhibit





## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$f_{\text{clock}}$	Clock frequency		0		25	MHz
$t_{w(\text{clock})}$	Width of clock pulse		25			ns
$t_{w(\text{clear})}$	Width of clear pulse		20			ns
$t_{\text{SU}}$	Setup time	Data inputs A,B,C,D.	20			ns
		Enable P or T	20			
		Load	20			
$t_h$	Hold time at any input		3			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC}=\text{Min}$ , $I_I=-18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC}=\text{Min}$ , $I_{OH}=\text{Max}$ , $V_{IL}=\text{Max}$ , $V_{IH}=\text{Min}$	54	2.5	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC}=\text{Min}$ , $V_{IL}=\text{Max}$ , $V_{IH}=\text{Min}$	$I_{OL}=4\text{mA}$	54, 74	0.25	0.4	V
			$I_{OL}=8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC}=\text{Max}$ , $V_I=7\text{V}$	Data or enable P			0.1	mA
			Load, clock or enable T			0.2	
			Clear			0.1	
$I_{IH}$	High-level input current	$V_{CC}=\text{Max}$ , $V_I=2.7\text{V}$	Data or enable P			20	$\mu\text{A}$
			Load, clock or enable T			40	
			Clear			20	
$I_{IL}$	Low-level input current	$V_{CC}=\text{Max}$ , $V_I=0.4\text{V}$	Data or enable P			-0.4	mA
			Load, clock or enable T				
			Clear			-0.8	
$I_{OS}$	Short-circuit output current	$V_{CC}=\text{Max}$ (Note 2)		-20		-100	mA
$I_{CCH}$	Supply current, all outputs high	$V_{CC}=\text{Max}$ (Note 3)			18	31	mA
$I_{CCL}$	Supply current, all outputs low	$V_{CC}=\text{Max}$ (Note 4)			18	32	mA

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CCH}$  is measured with the load high, then again with the load low, with all other inputs high and all outputs open.


Note 4:  $I_{CCL}$  is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> =15pF R <sub>L</sub> =2kΩ  See Note 1	25	32		MHz
t <sub>PLH</sub>	Clock	Ripple carry		20	35		ns
t <sub>PHL</sub>				18	35		
t <sub>PLH</sub>	Clock (load input high)	Any Q		13	24		ns
t <sub>PHL</sub>				18	27		
t <sub>PLH</sub>	Clock (load input low)	Any Q		13	24		ns
t <sub>PHL</sub>				18	27		
t <sub>PLH</sub>	Enable T	Ripple carry		9	14		ns
t <sub>PHL</sub>				9	14		
t <sub>PHL</sub>	Clear	Any Q			20	28	ns

\*  $f_{max}$  = maximum clock frequency  
\*  $t_{PLH}$  = propagation delay time, low-to-high-level output.  
\*  $t_{PHL}$  = propagation delay time, high-to-low-level output.  
Note 1: propagation delay for clearing is measured from the clear input for the LS161A

Function Block Diagram





# GD54/74LS163A

## SYNCHRONOUS 4-BIT COUNTER: BINARY, SYNCHRONOUS CLEAR

### Feature

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs

### Description

This synchronous, presettable counter features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating.


This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input wave form.

This counter is fully programmable; that is the outputs may be preset to either level. As presetting is synchronous setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

The clear function is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two counter-enable inputs and a ripple carry output. Both countenable inputs (ENABLE P and ENABLE T) must be high to count, and ENABLE T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high level portion of the  $Q_A$  output. The high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

**Function Table** (Note 1)

CLR	LOAD	$E_T$	$E_P$	CK	$Q_A$	$Q_B$	$Q_C$	$Q_D$	RCO
L	X	X	X	↑	L	L	L	L	L
H	L	L	X	↑	$D_A$	$D_B$	$D_C$	$D_D$	L
H	L	H	X	↑					L*
H	H	H	H	↑	Count				L*
H	H	L	X	X	Inhibit				L
H	H	H	L	X	Inhibit				L*


Note 1: ↑ : Indicates a transition from low to high (positive edge triggering).

\* : RCO output is normally low-level, but RCO output is high-level when  $E_T$  input is high-level while the counter is in its maximum count state (HHHH).


X : irrelevant

Typical Clear, Preset, Count, and Inhibit Sequences

- Illustrated below is the following sequence:
- 1. Clear outputs to zero synchronous
  - 2. Preset to binary twelve
  - 3. Count to thirteen, fourteen fifteen, zero, one, and two
  - 4. Inhibit



Application Example  
VARIABLE MODULO COUNTER



Divide rate	Outputs connect to inputs of GATE
3	Q <sub>B</sub>
5	Q <sub>C</sub>
6	Q <sub>A</sub> , Q <sub>C</sub>
7	Q <sub>B</sub> , Q <sub>C</sub>
9	Q <sub>D</sub>
10	Q <sub>A</sub> , Q <sub>D</sub>
11	Q <sub>B</sub> , Q <sub>D</sub>
12	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>D</sub>
13	Q <sub>C</sub> , Q <sub>D</sub>
14	Q <sub>A</sub> , Q <sub>C</sub> , Q <sub>D</sub>
15	Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$f_{\text{clock}}$	Clock frequency		0		25	MHz
$tw_{(\text{clock})}$	Width of clock pulse		25			ns
$tw_{(\text{clear})}$	Width of clear pulse		20			ns
$t_{SU}$	Setup time	Data inputs A,B,C,D.	20			ns
		Enable P or T	20			
		Load, Clear	20			
$t_h$	Hold time at any input		3			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC}=\text{Min}$ , $I_I=-18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC}=\text{Min}$	$V_{IL}=\text{Max}$	54	2.5	3.4	V
		$I_{OH}=\text{Max}$	$V_{IH}=\text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC}=\text{Min}$	$I_{OL}=4\text{mA}$	54,74	0.25	0.4	V
		$V_{IL}=\text{Max}$ $V_{IH}=\text{Min}$	$I_{OL}=8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC}=\text{Max}$ $V_I=7\text{V}$	Data or enable P			0.1	mA
			Load, clock or enable T			0.2	
			Clear			0.2	
$I_{IH}$	High-level input current	$V_{CC}=\text{Max}$ $V_I=2.7\text{V}$	Data or enable P			20	$\mu\text{A}$
			Load, clock or enable T			40	
			Clear			40	
$I_{IL}$	Low-level input current	$V_{CC}=\text{Max}$ $V_I=0.4\text{V}$	Data or enable P			-0.4	mA
			Load, clock or enable T			-0.8	
			Clear			-0.8	
$I_{OS}$	Short-circuit output current	$V_{CC}=\text{Max}$ (Note 2)		-20		-100	mA
$I_{CCH}$	Supply current, all outputs high	$V_{CC}=\text{Max}$ (Note 3)			18	31	mA
$I_{CCL}$	Supply current, all outputs low	$V_{CC}=\text{Max}$ (Note 4)			18	32	mA

Note 1: All typicals are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CCH}$  is measured with the load high, then again with the load low, with all other inputs high and all outputs open.

Note 4:  $I_{CCL}$  is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.




Switching Characteristics,  $V_{CC}=5V$ ,  $T_A=25^{\circ}C$

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> =15pF  R <sub>L</sub> =2kΩ  See Note 1	25	32		MHz
t <sub>PLH</sub>	Clock	Ripple carry		20	35		ns
t <sub>PHL</sub>				18	35		
t <sub>PLH</sub>	Clock (load input high)	Any Q		13	24		ns
t <sub>PHL</sub>				18	27		
t <sub>PLH</sub>	Clock (load input low)	Any Q		13	24		ns
t <sub>PHL</sub>				18	27		
t <sub>PLH</sub>	Enable T	Ripple carry		9	14		ns
t <sub>PHL</sub>				9	14		
t <sub>PHL</sub>	Clear	Any Q		20	28		ns

\*  $f_{max}$ =maximum clock frequency  
\*  $t_{PLH}$ =propagation delay time, low-to-high-level output.  
\*  $t_{PHL}$ =propagation delay time, high-to-low-level output.  
Note 1: propagation delay for clearing is measured from the clock transition for the LS163A.

Function Block Diagram



# GD54/74LS164


## 8-BIT PARALLEL OUTPUT SERIAL SHIFT REGISTER

### Feature

- Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Asynchronous Clear

### Description

This 8-bit shift register features gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip flop to the low level at the next clock pulse. A high level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered clocking occurs or the low-to-high level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.



### Function Table

INPUTS			OUTPUTS	
CLEAR	CLOCK	A B	QA	QB ... QH
L	X	X X	L	L ... L
H	L	X X	QA0	QB0 ... QH0
H	↑	H H	H	QGn ... QGn
H	↑	L X	L	QA1 ... QGn
H	↑	X L	L	QA1 ... QGn

H=high level (steady state), L=low level (steady state)



X=irrelevant (any input, including transitions)

↑=transition from low-to-high-level

QA0, QB0, QH0=the level of QA, QB or QH respectively, before the indicated steady-state input conditions were established.

QA1, QGn=the level of QA or QG before the most recent ↑ transition of the clock; indicates a one-bit shift.

### Schematics of Inputs and Outputs





## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
f <sub>clock</sub>	Clock frequency		0	25		MHz
t <sub>w</sub>	Width of clock or clear input pulse		20			ns
t <sub>su</sub>	Data set up time		15			ns
t <sub>h</sub>	Data hold time		5			ns
T <sub>A</sub>	Operating free-air temperature	54	−55	125		°C
		74	0	70		

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54		0.7		V
			74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC}=\text{Min}$ , $I_I=-18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC}=\text{Min}$ $V_{IL}=\text{Max}$	54	2.5	3.4		V
		$I_{OH}=\text{Max}$ $V_{IH}=\text{Min}$	74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC}=\text{Min}$ $I_{OL}=4\text{mA}$	54,74		0.25	0.4	V
		$V_{IL}=\text{Max}$ $I_{OL}=8\text{mA}$	74		0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC}=\text{Max}$ , $V_I=7\text{V}$				0.1	$\text{mA}$
$I_{IH}$	High-level input current	$V_{CC}=\text{Max}$ , $V_I=2.7\text{V}$				20	$\text{mA}$
$I_{IL}$	Low-level input current	$V_{CC}=\text{Max}$ , $V_I=0.4\text{V}$				-0.4	$\text{mA}$
$I_{OS}$	Short-circuit output current	$V_{CC}=\text{Max}$ (Note 2)		-20		-100	$\text{mA}$
$I_{CC}$	Supply current	$V_{CC}=5.25\text{V}$ (Note 3)			16	27	$\text{mA}$

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.


Note 3:  $I_{CC}$  is measured with outputs open, serial inputs grounded, the clock input at 2.4V, and a momentary ground, then 4.5V applied.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$


SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency		25	36		MHz
$t_{PHL}$	Propagation delay time, high-to-low-level Q outputs from clear input	$C_L = 15pF$ , $R_L = 2k\Omega$ See Figure 1		24	36	ns
$t_{PLH}$	Propagation delay time, low-to-high-level Q outputs from clock input			17	27	ns
$t_{PHL}$	Propagation delay time, high-to-low-level Q outputs from clock input			21	32	ns

#For load circuit and voltage waveforms, see page 3-11.

## Parameter Measurement Information



TEST CIRCUIT



VOLTAGE WAVEFORMS

Note A: The pulse generators have the following characteristics: duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50\Omega$ ,  $t_r \leq 15\text{ns}$ ,  $t_f \leq 6\text{ns}$ .

Note B:  $C_L$  includes probe and jig capacitance.

Note C: All diodes are 1N3064 or 1N916

Note D:  $Q_A$  output is illustrated. Relationship of serial input A and B data to other Q outputs is illustrated in the typical shift sequence.

Note E: Outputs are set to the high level prior to the measurement of  $t_{PHL}$  from the clear input.

Note F:  $V_{ref} = 1.3\text{V}$

Figure 1 Switching Times



# GD54/74LS165

## PARALLEL-LOAD 8-BIT SHIFT REGISTERS WITH COMPLEMENTARY OUTPUTS

### Feature


- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion

### Description

This device is 8 bit serial shift registers that shift the data in the direction of  $Q_A$  toward  $Q_H$  when clocked. Parallel-in access to each stage is made available by eight individual direct data inputs that are enabled by a low level at the shift/load input. These registers also feature gated clock inputs and complementary outputs from the eight bit. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

Clocking is accomplished through a 2-input positive-NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking and holding either clock input low with the shift/load input high enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the shift/load input is high. Data at the parallel inputs are loaded directly into the register on a high-to-low transition of the shift/load input independently of the levels of the clock, clock inhibit, or serial inputs.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Table

INPUTS					INTERNAL	OUTPUT $Q_H$
SHIFT/ LOAD	CLOCK INHIBIT	CLOCK	SERIAL	PARALLEL A...H	OUTPUTS $Q_A$ $Q_B$	
L	X	X	X	a...h	a    b	
H	L	L	X	X	$Q_{AO}$ $Q_{BO}$	$Q_{HO}$
H	L	↑	H	X	H $Q_{An}$	$Q_{Gn}$
H	L	↑	L	X	L $Q_{An}$	$Q_{Gn}$
H	H	X	X	X	$Q_{AO}$ $Q_{BO}$	$Q_{HO}$

H=High Level (steady state), L=Low Level (steady state) X=Irrelevant (any input, including transitions) ↑=Transition from low to high level  
 a...h=The level of steady-state input at inputs A through H, respectively  $Q_{AO}$ ,  $Q_{BO}$ ,  $Q_{HO}$ =The level of  $Q_A$ ,  $Q_B$ ,  $Q_H$ , respectively, before the indicated steady-state input conditions were established  
 $Q_{An}$ ,  $Q_{Gn}$ =The level of  $Q_A$ ,  $Q_G$ , respectively, before the most recent ↑ transition of the clock.

### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C  
 74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
f <sub>clock</sub>	Clock frequency		0	25		MHz
t <sub>W</sub>	Pulse Width	Clock	25			ns
		Load	15			
t <sub>SU</sub>	Setup Time	Parallel	10			ns
		Serial	20			
		Enable	30			
		Shift	45			
t <sub>H</sub>	Hold Time		0			ns
T <sub>A</sub>	Operating free-temperature	54	−55	125		°C
		74	0	70		

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITION		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -12\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IH} = \text{Min}$ $I_{OH} = \text{Max}, V_{IL} = \text{Max}$	54	3.5	2.5		V
			74	2.7	3.5		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54,74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max},$ $V_I = 7\text{V}$	Shift/load			0.3	mA
			Other inputs			0.1	
$I_{IH}$	High-level input current	$V_{CC} = \text{Max},$ $V_I = 2.7\text{V}$	Shift/load			60	$\mu A$
			Other inputs			20	
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max},$ $V_I = 0.4\text{V}$	Shift/load			-1.2	mA
			Other inputs			-0.4	
$I_{OS}$	Short-circuit output current	$V_{CC} = 5.25\text{V}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)			18	30	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.


Note 3: With all outputs open, clock inhibit and shift/load at 4.5V, and a clock pulse applied to the CLOCK input,  $I_{CC}$  is measured first with the parallel inputs at 4.5V, then again grounded.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$


PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> =15pF, R <sub>L</sub> =2kΩ  See Fig 1-3.	25	35		MHz
t <sub>PLH</sub>	Load	Any		21	35		ns
t <sub>PHL</sub>				26	35		ns
t <sub>PLH</sub>	Clock	Any		14	25		ns
t <sub>PHL</sub>				16	25		
t <sub>PLH</sub>	H	Q <sub>H</sub>		13	25		ns
t <sub>PHL</sub>				24	30		
t <sub>PLH</sub>	H	Q̄ <sub>H</sub>		19	30		ns
t <sub>PHL</sub>				17	25		

\*  $f_{max}$  = maximum clock frequency.  
 $t_{PLH}$  = propagation delay time, low-to-high-level output.  
 $t_{PHL}$  = propagation delay time, high-to-low-level output.


Function Block Diagram



Typical Shift, Load, and Inhibit Sequences




# Parameter Measurement Information




- Notes: A. The remaining six data inputs and the serial input are low.  
B. Prior to test, high-level data is loaded into H input.  
C. The input pulse generators have the following characteristics:  $PRR \leq 1\text{MHz}$ , duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50\Omega$ ,  $t_r \leq 15\text{ns}$ ,  $t_f \leq 6\text{ns}$ .  
D.  $V_{ref} = 1.3\text{V}$ .

Figure 1-Voltage Waveforms



- Notes: A. The eight data inputs and the clock-inhibit input are low. Results are monitored at output  $Q_H$  at  $t_{n+7}$ .  
B. The input pulse generators have the following characteristics:  $PRR \leq 1\text{MHz}$ , duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50\Omega$ ,  $t_r \leq 15\text{ns}$ ,  $t_f \leq 6\text{ns}$ .  
C.  $V_{ref} = 1.3\text{V}$ .

Figure 2-Voltage Waveforms



- Notes: A.  $C_L$  includes probe and jig capacitance.  
B. All diodes are 1N3064.

Figure 3-Load Circuit for Switching Tests

# GD54/74LS166

## 8-BIT SHIFT REGISTERS PARALLEL/ SERIAL INPUT SERIAL OUTPUT


### Feature

- Synchronous Load
- Direct Overriding Clear
- Parallel to Serial Conversion

### Description

This 8-bit shift register is compatible with most other TTL and DTL logic families. All inputs are buffered to lower the drive requirements. Input clamping diodes minimize switching transients and simplify system design.

These parallel-in or serial-in, serial-out shift registers have a complexity of 77 equivalent gates on a monolithic chip. They feature gated clock inputs and an overriding clear input. The parallel-in or serial-in modes are established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input positive NOR gate permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking, holding either low enables the other clock input. This of course, allows the system clock to be free-running and the register can be stopped on command with the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs including the clock, and sets all flip-flops to zero.



### Function Table

INPUTS					INTERNAL		OUTPUT
CLEAR	SHIFT/ LOAD	CLOCK INHIBIT	CLOCK	SERIAL	PARALLEL A H	QA QB	
L	X	X	X	X	X	L L	L
H	X	L	L	X	X	QA0 QB0	QH0
H	L	L	↑	X	a...h	a b	h
H	H	L	↑	H	X	H QA <sub>n</sub>	QG <sub>n</sub>
H	H	L	↑	L	X	L QA <sub>n</sub>	QG <sub>n</sub>
H	X	H	↑	X	X	QA0 QB0	QH0

H=High Level (steady state). L=Low Level (steady state)

X=Don't Care (any input, including transitions)


↑=Transition from low to high level

a...h=The level of steady-state input at inputs A through H, respectively

QA0, QB0, QH0=The level of QA, QB, QH, respectively before the indicated steady-state input conditions were established

QA<sub>n</sub>, QG<sub>n</sub>=The level of QA, QG respectively, before the most recent ↑ transition of the clock

### Schematics of Inputs and Outputs



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
f <sub>clock</sub>	Clock frequency		0	25		MHz
t <sub>su</sub>	Mode-control set up time		30			ns
t <sub>w</sub>	Width of clock or clear pulse		20			ns
t <sub>h</sub>	Data hold time		0			ns
T <sub>A</sub>	Operating free-air temperature	54	−55	125		°C
		74	0	70		

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54		0.7		V
			74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC}=\text{Min}, I_I=-18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC}=\text{Min}, V_{IL}=\text{Max}$	54	2.5	3.4		V
		$I_{OH}=\text{Max}, V_{IH}=\text{Min}$	74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC}=\text{Min}, V_{IL}=\text{Max}$	54, 74	0.25	0.4		V
		$V_{IH}=\text{Min}, I_{OL}=8\text{mA}$	74	0.35	0.5		
$I_I$	Input current at maximum input voltage	$V_{CC}=\text{Max}, V_I=7\text{V}$				0.1	mA
$I_{IH}$	High-level input current	$V_{CC}=\text{Max}, V_I=2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC}=\text{Max}, V_I=0.4\text{V}$				-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC}=\text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC}=\text{Max}$ (Note 3)			20	32	mA

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Note 3: With all outputs open, 4.5V applied to the serial input, all other inputs except the CLOCK grounded,  $I_{CC}$  is measured after a momentary ground, then 4.5V, is applied to the CLOCK.



Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ , $R_L = 2k\Omega$ See Figure 3	25	35		MHz
$t_{PHL}$	Propagation delay time, high-to-low-level outputs from clear			19	30	ns
$t_{PHL}$	Propagation delay time, high-to-low-level outputs from clock		7	14	25	ns
$t_{PLH}$	Propagation delay time, low-to-high-level outputs from clock		5	11	20	ns

Function Block Diagram




Figure 1.

Typical Clear, Shift, Load, Inhibit, and Shift Sequences





Figure 2.

Parameter Measurement Information



Test Table for Synchronous Inputs

DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED (SEE NOTE F)
H	0V	$Q_H$ at $t_{n+1}$
Serial Input	4.5V	$Q_H$ at $t_{n+8}$




Figure 3.

- Notes: A. All pulse generators have the following characteristics;  $Z_{out} \sim 50\Omega$ ,  $tr \leq 15ns$  and  $t_f \leq 6ns$ .
- B. The clock pulse has the following characteristics;  $t_w$  (clock)  $\leq 20ns$  and  $PRR = 1MHz$ . The clear pulse has the following characteristics;  $t_w$  (clear)  $\geq 20ns$  and  $t_{hold} = 0ns$ , when testing  $f_{max}$ , vary the clock PRR.
- C.  $C_L$  includes probe and jig capacitance.
- D. All diodes are 1N3064 or 1N916.
- E. A clear pulse is applied prior to each test.
- F. Propagation delay times ( $t_{PLH}$  and  $t_{PHL}$ ) are measured at  $t_{n+1}$ . Proper shifting of data is verified at  $t_{n+8}$  with a functional test.
- G.  $t_n$  = bit time before clocking transition.  
 $t_{n+1}$  = bit time after one clocking transition.  
 $t_{n+8}$  = bit time after eight clocking transition.
- H.  $V_{ref} = 1.3V$ .

# GD54/74LS174

## HEX D-TYPE FLIP-FLOPS, COMMON CLEAR

### Feature

- Contains Six Flip-Flops with Single-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Application Include: Buffer/Storage Registers  
Shift Registers  
Pattern Generators

### Description

These monolithic, positive-edge triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic.

Information at the D inputs meeting the setup time requirements is transferred to the outputs on the positive going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.


### Function Table (Each F/F)

INPUTS			OUTPUTS
CLEAR	CLOCK	D	Q
L	X	X	L
H	↑*	H	H
H	↑*	L	L
H	L	X	Q <sub>0</sub> *

\*↑=transition from low to high level.

\*Q<sub>0</sub>=the level of Q before the indicated steady-state input conditions were established.


### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Schematics of Inputs and Outputs


#### EQUIVALENT OF EACH INPUT



Clock Req=17 kΩ NOM

Clear D Req=20 kΩ NOM

#### TYPICAL OF ALL OUTPUTS



### Absolute Maximum Ratings

- Supply voltage, Vcc ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C  
74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
f <sub>clock</sub>	Clock frequency		0	30		MHz
t <sub>w</sub>	Width of clock or clear pulse		20			ns
t <sub>su</sub>	Set up time	Data input	20			ns
		Clear inactive-state	25			
t <sub>h</sub>	Data hold time		5			ns
T <sub>A</sub>	Operating free-air temperature	54	−55	125		°C
		74	0	70		

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS-	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage	54			0.7	V
		74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.5	3.4	V
		$I_{OH} = \text{Max}, V_{IH} = \text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, I_{OL} = 4\text{mA}$	54,74	0.25	0.4	V
		$V_{IL} = \text{Max}, V_{IH} = \text{Min}, I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu A$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = 5.25\text{V}$ , (Note 3)		16	26	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.


Note 3: With all outputs open, 4.5V applied to the serial input, all other inputs except the CLOCK grounded,  $I_{CC}$  is measured after a momentary ground, then 4.5V, is applied to the CLOCK.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$	30	40		MHz
$t_{PHL}$	Propagation delay time, high-to-low-level output from clear			23	35	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock			20	30	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock			21	30	ns


#For load circuit and voltage waveforms, see page 3-11.

## Function Block Diagram



## Application Example

(6-BIT SHIFT REGISTER)



# GD54/74LS175

## QUAD D-TYPE FLIP-FLOPS

### Feature


- Contains Four Flip-Flops with Double-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications: Buffer/Storage Registers  
Shift Registers  
Pattern Generators

### Description

This monolithic, positive edge-triggered flip-flops utilize, TTL circuitry to implement D-type flip-flop logic.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package


### Function Table

INPUTS			OUTPUTS	
CLEAR	CLOCK	D	Q	$\bar{Q}$
L	X	X	L	H
H	$\uparrow^*$	H	H	L
H	$\uparrow^*$	L	L	H
H	L	X	$Q_0^*$	$\bar{Q}_0^*$

\* $\uparrow$ =transition from low to high level.

\* $Q_0^*$ =the level of Q before the indicated steady-state input conditions were established.

### Schematics of Inputs and Outputs





**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$f_{\text{clock}}$	Clock frequency		0		30	MHz
$t_w$	Width of clock or clear pulse		20			ns
$t_{su}$	Set up time	Data input	20			ns
		Clear inactive-state	25			
$t_h$	Data hold time		5			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$	54	2.5	3.4		V
		$I_{OH} = \text{Max}$ $V_{IH} = \text{Min}$	74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $I_{OL} = 4\text{mA}$	54, 74		0.25	0.4	V
		$V_{IL} = \text{Max}$ $I_{OL} = 8\text{mA}$	74		0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$				0.1	$\text{mA}$
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$				-0.4	$\text{mA}$
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	$\text{mA}$
$I_{CC}$	Supply current	$V_{CC} = 5.25\text{V}$ , (Note 3)			11	18	$\text{mA}$

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.


Note 3: With all outputs open and 4.5V applied to all data and clear inputs.  $I_{CC}$  is measured after a momentary ground, then 4.5V is applied to clock.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$


SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency	$C_L = 15pF, R_L = 2k\Omega$	30	40		MHz
$t_{PLH}$	Propagation delay time, low-to-high-level output from clear			20	30	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clear			20	30	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock			13	25	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock			16	25	ns

# For load circuit and voltage waveforms, see page 3-11.

Function Block Diagram



Application Example  
TIMING PULSE GENERATOR



# GD54/74LS191

## SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

### WITH MODE CONTROL

#### Features

- Single down/up count control line
- Count enable control input
- Ripple clock output for cascading
- Asynchronously presettable with load control
- Parallel outputs
- Cascadable for n-bit applications
- Average propagation delay 20 ns
- Typical clock frequency 25 MHz
- Typical power dissipation 100mW

#### Description

These circuits are synchronous, reversible, up/down counters. The LS191 is a 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change simultaneously when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.


The outputs of the four master-slave flip-flops are triggered on a low-to-high level transition of the clock input, if the enable input is low. A high at the enable input inhibits counting. Level changes at either the enable input or the down/up input should be made only when the clock input is high. The direction of the count is determined by the level of the down/up input. When low, the counter counts up and when high, it counts down.

These counters are fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change independent of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

The clock, down/up, and load inputs are buffered to lower the drive requirement; which significantly reduces the number of clock drivers, etc., required for long parallel words.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The later output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

#### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

#### Function Table

LOAD	$\bar{G}$	$\overline{DN/UP}$	CK	QA	QB	QC	QD
L	X	X	X	DA	DB	DC	DD
H	L	L	↑	Count Up			
H	L	H	↑	Count Down			
H	H	X	X	Inhibit			

$\bar{G}$	MAX/MIN *	CK	RK
L	H	L	L
L	H	H	H
H	X	X	H
X	L	X	H

\* Min/Max is output but the signal generated internally the following logical expression


Count up...Min/Max=QA · QB · QC · QD · ( $\overline{DN/UP}$ )

Count down...Min/Max= $\bar{Q}A · \bar{Q}B · \bar{Q}C · \bar{Q}D · (\overline{DN/UP})$

Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$


LS191 Binary Counters  
Typical Load, Count, and Inhibit Sequences



- Sequence:**
- (1) Load (preset) to binary thirteen
  - (2) Count up to fourteen, fifteen, zero, one, and two
  - (3) Inhibit
  - (4) Count down to one, zero, fifteen, fourteen, and thirteen

Function Block Diagram

LS191 Binary Counters



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply Voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74	−400			$\mu A$
$I_{OL}$	Low-level output current	54	4			mA
		74	8			
$f_{clock}$	Clock frequency		0	20		MHz
$t_W$	Pulse width	Clock	25			ns
		Load	35			
$t_{su}$	Data setup time		20			ns
$t_h$	Data hold time		5			ns
$t_{EN}$	Enable time to clock		40			ns
$T_A$	Operating free-air temperature	54	−55	125		$^{\circ}C$
		74	0	70		

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High level input voltage			2			V
$V_{IL}$	Low-level input voltage		54	0.7			V
			74	0.8			
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$		-1.5			V
$V_{OH}$	High level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$ $I_{OH} = \text{Max}, V_{IH} = \text{Min}$	54	2.5	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54,74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ $V_I = 7\text{V}$	Enable	0.3			mA
			Others	0.1			
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ $V_I = 2.7\text{V}$	Enable	60			$\mu A$
			Others	20			
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ $V_I = 0.4\text{V}$	Enable	-1.2			mA
			Others	-0.4			
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)		25		35	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all inputs grounded and all outputs open.



**Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$** 

PARAMETER*	FROM(INPUT)	TO(OUTPUT)	TEST CONDITION	MIN	TYP	MAX	UNIT
f <sub>max</sub>				20	25		MHz
t <sub>PLH</sub>	Load	Any Q	C <sub>L</sub> = 15pF R <sub>L</sub> = 2kΩ  See Note 1		22	33	ns
t <sub>PHL</sub>					33	50	
t <sub>PLH</sub>	Data	Any Q			20	32	ns
t <sub>PHL</sub>					27	40	
t <sub>PLH</sub>	Clock	Ripple Clock			13	20	ns
t <sub>PHL</sub>					16	24	
t <sub>PLH</sub>	Clock	Any Q			16	24	ns
t <sub>PHL</sub>					24	36	
t <sub>PLH</sub>	Clock	Max/Min			28	42	ns
t <sub>PHL</sub>					37	52	
t <sub>PLH</sub>	Down/Up	Ripple Clock			30	45	ns
t <sub>PHL</sub>					30	45	
t <sub>PLH</sub>	Down/Up	Max/Min			21	33	ns
t <sub>PHL</sub>					22	33	
t <sub>PLH</sub>	Enable	Ripple Clock			21	33	ns
t <sub>PHL</sub>					22	33	

**Application Examples****(1) Asynchronous 2<sup>n</sup> counter**

# GD54/74LS193


## SYNCHRONOUS UP/DOWN DUAL CLOCK COUNTERS;BINARY WITH CLEAR

### Feature

- Cascading Circuitry Provided Internally
- Synchronous Operation
- Individual Preset to Each Flip-Flop
- Fully Independent Clear Input

### Description

The LS193 is synchronous, reversible up/down counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs, change coincidentally with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple-clock) counters.



The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by entering the desired data at the data inputs while the load input is low. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function is independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements. This reduces the number of clock drivers, etc., required for long words.

These counters were designed to be cascaded without the need for external circuit. Both borrow and carry outputs are available to cascade both the up-and down-counting functions. The borrow output produces a pulse equal in width to the count-down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count-up input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs respectively of the succeeding counter.


### FUNCTION TABLE

INPUTS								OUTPUTS						CONDITIONS
Clock		Data												
Up	Down	Clear	Load	A	B	C	D	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	Borrow	Carry	
X	L	H	X	X	X	X	X	L	L	L	L	L	H	Clear
X	H	H	X	X	X	X	X	L	L	L	L	H	H	
X	X	L	L	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	X	X	Load
H	↑	L	H	X	X	X	X	Count Down				H	H	Except at borrow
H	L	L	H	X	X	X	X	L	L	L	L	L	H	Borrow
H	H	L	H	X	X	X	X	L	L	L	L	H	H	
↑	H	L	H	X	X	X	X	Count up				H	H	Except at carry
L	H	L	H	X	X	X	X	H	H	H	H	H	L	Carry
H	H	L	H	X	X	X	X	H	H	H	H	H	H	

## Typical Clear, Load, and Count Sequences

Illustrated below is the following sequence:

1. Clear outputs to zero
2. Load (preset) to binary thirteen
3. Count up to fourteen, fifteen, carry, zero, one, and two
4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.




Notes: A. Clear overrides load, data, and count inputs.

B. When counting up, count-down input must be high, when counting down, count-up input must be high.

## Application Example

### ASYNCHRONOUS 2<sup>n</sup> COUNTER



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
f <sub>clock</sub>	Clock frequency		0	25		MHz
t <sub>w</sub>	Width of any input pulse		20			ns
t <sub>su</sub>	Clear inactive-state set up time		40			ns
t <sub>th</sub>	Data hold time		5			ns
T <sub>A</sub>	Operating free-air temperature	54	−55	125		°C
		74	0	70		

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54		0.7		V
			74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.5	3.4		V
		$I_{OH} = \text{Max}, V_{IH} = \text{Min}$	74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54,74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$				-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = 5.25\text{V}$ , (Note 3)			19	34	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.


Note 3:  $I_{CC}$  is measured with all outputs open, clear and load inputs grounded, and all other inputs at 4.5V.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$


PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CIBDITION	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> =15pF, R <sub>L</sub> =2kΩ See Figure 1 and 2	25	32		MHz
t <sub>PLH</sub>	Counn up	Carry			17	26	ns
t <sub>PHL</sub>					18	24	
t <sub>PLH</sub>	Count down	Borrow			16	24	ns
t <sub>PHL</sub>					15	24	
t <sub>PLH</sub>	Either Count	Q			27	38	ns
t <sub>PHL</sub>					30	47	
t <sub>PLH</sub>	Load	Q			24	40	ns
t <sub>PHL</sub>					25	40	
t <sub>PHL</sub>	Clear	Q			23	35	ns

\*  $f_{max}$  = maximum clock frequency.  
 $t_{PLH}$  = propagation delay time, low-to-high-level output  
 $t_{PHL}$  = propagation delay time, high-to-low-level output


Function Block Diagram



# Parameter Measurement Information



TEST CIRCUIT



VOLTAGE WAVEFORMS

- Notes: A. The pulse generators have the following characteristics;  $Z_{out} \approx 50\Omega$  and for the data pulse generator  $PRR \leq 500\text{kHz}$  duty cycle=50%, for the load pulse generator  $PRR$  is two times data  $PRR$ , duty cycle=50%.
- B.  $C_L$  includes probe and jig capacitance.
- C. Diodes are 1N3064
- D.  $t_r$  and  $t_f \leq 7\text{ns}$
- E.  $V_{ref}$  is 1.3 volts

Figure 1. Clear Load and Set Up Times



# GD54/74LS194A

## 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER


### Feature

- Parallel Inputs and Outputs
- Four Operating Modes:  
Synchronous Parallel Load  
Right Shift  
Left Shift  
Do Nothing
- Positive Edge-Triggered Clocking
- Direct Overriding Clear

### Description

This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load  
Shift right (in the direction  $Q_A$  toward  $Q_D$ )  
Shift left (in the direction  $Q_D$  toward  $Q_A$ )  
Inhibit clock (do nothing)



Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs,  $S_0$  and  $S_1$ , high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when  $S_0$  is high and  $S_1$  is low. Serial data for this mode is entered at the shift-right data input. When  $S_0$  is low and  $S_1$  is high, data shifts left synchronously and new data is entered at the shift-left serial input.

### Function Table

INPUTS						OUTPUTS				
CLEAR	MODE		CLOCK	SERIAL		PARALLEL	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
	S <sub>1</sub>	S <sub>0</sub>		LEFT	RIGHT	A B C D				
L	X	X	X	X	X	X X X X	L	L	L	L
H	X	X	L	X	X	X X X X	Q <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>CO</sub>	Q <sub>DO</sub>
H	H	H	↑	X	X	a b c d	a	b	c	d
H	L	H	↑	X	H	X X X X	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	L	H	↑	X	L	X X X X	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	H	L	↑	H	X	X X X X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	H
H	H	L	↑	L	X	X X X X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	L
H	L	L	X	X	X	X X X X	Q <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>CO</sub>	Q <sub>DO</sub>

H=high level (steady state)

L=low level (steady state)

X=irrelevant (any input, including transitions)

↑=transition from low to high level

a,b,c,d=the level of steady state input at inputs A, B, C, or D, respectively.


$Q_{AO}$ ,  $Q_{BO}$ ,  $Q_{CO}$ ,  $Q_{DO}$ =the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$  or  $Q_D$ , respectively, before the indicated steady state input conditions were established.

$Q_{An}$ ,  $Q_{Bn}$ ,  $Q_{Cn}$ ,  $Q_{Dn}$ =the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$  or  $Q_D$  respectively, before the mostrecent ↑ transition of the clock.


### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C  
74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Function Block Diagram



## Typical Clear, Load, Right-Shift, Inhibit, and Clear Sequences.



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$f_{clock}$	Clock frequency		0		25	MHz
$t_w$	Width of clock or clear pulse		20			ns
$t_{su}$	Set up time	Mode control	30			ns
		Serial and parallel data	20			ns
		Clear inactive-state	25			
$t_h$	Hold time at any input		0			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.5	3.4		V
		$I_{OH} = \text{Max}, V_{IH} = \text{Min}$	74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	54, 74		0.25	0.4	V
		$I_{OL} = 4\text{mA}$					
		$I_{OL} = 8\text{mA}$	74		0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$				20	$\mu A$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$				-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = 5.25\text{V}$ , (Note 3)			15	23	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.


Note 3: With all outputs open and 4.5V applied to all data and clear inputs.  $I_{CC}$  is measured after a momentary ground, then 4.5V is applied to clock.Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ 

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency	$C_L = 15\text{pF}$ , $R_L = 2\text{k}\Omega$ See Figure 1	25	36		MHz
$t_{PHL}$	Propagation delay time, high-to-low level output from clear			19	30	ns
$t_{PLH}$	Propagation delay time, low-to-high level outputs from clock			14	22	ns
$t_{PHL}$	Propagation delay time, high-to-low level output from clock			17	26	ns


## Parameter Measurement Information

Test Table for Synchronous Inputs

Data Input For Test	S1	S0	Output Tested (See Note E)
A	4.5V	4.5V	$Q_A$ at $t_{n+1}$
B	4.5V	4.5V	$Q_B$ at $t_{n+1}$
C	4.5V	4.5V	$Q_C$ at $t_{n+1}$
D	4.5V	4.5V	$Q_D$ at $t_{n+1}$
L Serial Input	4.5V	0V	$Q_A$ at $t_{n+4}$
R Serial Input	0V	4.5V	$Q_D$ at $t_{n+4}$



LOAD FOR OUTPUT UNDER TEST



- Note: A. The clock pulse generator has the following characteristics:  $Z_{out} \approx 500\Omega$  and  $PRR \leq 1\text{MHz}$ ,  $t_r \leq 15\text{ns}$  and  $t_f \leq 6\text{ns}$ .
- B.  $C_L$  includes probe and jig capacitance.
- C. All diodes are 1N3064 or 1N916.
- D. A clear pulse is applied prior to each test.
- E.  $V_{ref} = 1.3\text{V}$ .
- F. Propagation delay times ( $t_{PLH}$  and  $t_{PHL}$ ) are measured at  $t_{n+1}$ . Proper shifting of data is verified at  $t_{n+4}$  with a function test.
- G.  $t_n$  = bit time before clocking transition.  
 $t_{n+1}$  = bit time after one clocking transition.  
 $t_{n+4}$  = bit time after four clocking transition.

Figure 1. Switching Times

# GD54/74LS195A

## 4-BIT PARALLEL ACCESS SHIFT REGISTERS

### Features

- Synchronous parallel load
- Positive-edge-triggered clocking
- Parallel inputs and outputs from each flip-flop
- Direct overriding clear
- J and K inputs to first stage
- Complementary outputs from last stage
- For use in high-performance:  
accumulators/processors  
serial-to-parallel, parallel-to-serial converters
- Typical clock frequency 39 MHz
- Typical power dissipation 70mW

### General Description

These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The registers have two modes of operation:


Parallel (broadside) load

Shift (in the direction  $Q_A$  toward  $Q_D$ )

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.


Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J-K inputs. These inputs permit the first stage to perform as a J-K, D, or T-type flip-flop as shown in the function table.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Logic Diagram



## Function Table

Clear	Shift/ Load	Clock	Inputs				Outputs						
			Serial		Parallel				Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	$\overline{Q}_D$
			J	K	A	B	C	D					
L	X	X	X	X	X	X	X	L	L	L	L	H	
H	L	↑	X	X	a	b	c	d	a	b	c	d	d
H	H	L	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	$\overline{Q}_{D0}$
H	H	↑	L	H	X	X	X	X	Q <sub>A0</sub>	Q <sub>A0</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	$\overline{Q}_{Cn}$
H	H	↑	L	L	X	X	X	X	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	$\overline{Q}_{Cn}$
H	H	↑	H	H	X	X	X	X	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	$\overline{Q}_{Cn}$
H	H	↑	H	L	X	X	X	X	Q <sub>An</sub>	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	$\overline{Q}_{Cn}$

H=High Level (steady state), L=Low Level (steady state), X=Don't Care (any input, including transitions)

↑=Transition from low to high level


a,b,c,d=The level of steady state input at A, B, C, or D, respectively.

$Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{C0}$ ,  $Q_{D0}$ =The level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the indicated steady state input conditions were established.

$Q_{An}$ ,  $Q_{Bn}$ ,  $Q_{Cn}$ = The level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , respectively, before the most recent transition of the clock.

## Timing Diagram

## TYPICAL CLEAR, SHIFT, AND LOAD SEQUENCES



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C
- 74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$f_{clock}$	Clock frequency		0		30	MHz
$t_w$	Pulse Width	Clock	16			ns
		Clear	12			
$t_{su}$	Setup Time	Shift/Load	25			ns
		Data	15			
$t_H$	Hold Time		0			ns
$t_{REL}$	Shift/Load Release Time		10			ns
	Clear Release Time		25			
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, I_{OH} = \text{Max}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	54	2.5	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54, 74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7$				20	$\mu A$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$				-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)			14	21	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Note3: With all outputs open, SHIFT/LOAD grounded, and 4.5V applied to the J, K, and data inputs,  $I_{CC}$  is measured by applying a momentary ground, then 4.5V to the CLEAR and then applying a momentary ground then 4.5V to the CLOCK.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

SYMBOL	PARAETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency		30	39		MHz
$t_{PHL}$	Propagation delay time, high-to-low-level Q outputs from clear input	$C_L = 15pF$ , $R_L = 2k\Omega$		19	30	ns
$t_{PLH}$	Propagation delay time, low-to-high-level Q outputs from clock input			14	22	ns
$t_{PHL}$	Propagation delay time, high-to-low-level Q outputs from clock input			17	26	ns

#For load circuit and voltage waveforms, see page 3-11.



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$dv/dt$	Rate of rise or fall of input pulse	Schmitt. B	1			v/s
		Logic Input. A	1			v/ $\mu s$
$t_W$	Input pulse width	A or B	50			ns
		Clear	40			
$t_{SU}$	Clear-inactive-state setup time		15			ns
$R_{ext}$	External timing resistance		1.4		100	k $\Omega$
$C_{ext}$	External capacitance		0.		1000	$\mu F$
O.D.C	Output duty cycle	$R_T=2k\Omega$			50	%
		$R_T=Max R_{ext}$			90	
$T_A$	Operating Free-air Temp.	54	-55		125	$^{\circ}C$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise note)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	Typ (Note 1)	MAX	UNIT
$V_{T+}$	Positive-Going Input Threshold Voltage at A input		$V_{CC}=\text{Min}$		1.0		2.0	V
$V_{T-}$	Negative-Going Input Threshold Voltage at A input		$V_{CC}=\text{Min}$		0.8	1.0		V
$V_{T+}$	Positive-Going Input Threshold Voltage at B input		$V_{CC}=\text{Min}$		1.0		2.0	V
$V_{T-}$	Negative-Going Input Threshold Voltage at B input		$V_{CC}=\text{Min}$		0.8	0.9		V
$V_{IK}$	Input clamp voltage		$V_{CC}=\text{Min}, I_I=-18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage		$V_{CC}=\text{Min}, V_{IL}=\text{Max}$	54	2.5	3.4		V
			$I_{OH}=\text{Max}, V_{IH}=\text{Min}$	74	2.7	3.4		
$V_{OL}$	Low-level output voltage		$V_{CC}=\text{Min}, V_{IL}=\text{Max}$	54, 74	0.25	0.4		V
			$V_{IH}=\text{Min}, I_{OL}=8\text{mA}$	74	0.35	0.5		
$I_I$	Input Current at Maximum Input Voltage		$V_{CC}=\text{Max}, V_I=7\text{V}$				0.1	mA
$I_{IH}$	High-level input current		$V_{CC}=\text{Max}, V_I=2.7\text{V}$				20	$\mu A$
$I_{IL}$	Low-level Input Current	Input A	$V_{CC}=\text{Max}, V_I=0.4\text{V}$				-0.4	mA
		Input B					-0.8	
		Clear					-0.8	
$I_{OS}$	Short-circuit output current		$V_{CC}=\text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply Current		$V_{CC}=\text{Max}$	Quiescent	4.7		11	mA
				Triggered	19		27	

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

PARAMETER*	FROM(INPUT)	TO(OUTPUT)	TEST CONDITION#		MIN	TYP	MAX	UNIT
$t_{PLH}$	A	Q	$C_L = 15pF$ $R_L = 2k\Omega$	$C_{ext} = 80pF$ , $R_{ext} = 2k\Omega$	48	70		ns
	B				35	55		
$t_{PHL}$	A	$\bar{Q}$	See Fig 1		50	80		ns
	B				40	65		
$t_{PHL}$	Clear	Q			35	55		ns
$t_{PLH}$		Q			44	65		
$t_wQ(out)$	A or B	Q		$C_{ext} = 80pF$ , $R_{ext} = 2k\Omega$	70	120	150	ns
				$C_{ext} = 0$ , $R_{ext} = 2k\Omega$	20	47	70	
				$C_{ext} = 100pF$ , $R_{ext} = 10k\Omega$	670	740	810	
				$C_{ext} = 1\mu F$ , $R_{ext} = 10k\Omega$	6	6.9	7.5	

\*  $t_{PLH}$  = propagation delay time, low-to-high-level output.  
\*  $t_{PHL}$  = propagation delay time, high-to-low-level output.  
\*  $t_wQ$  = width of pulse at output Q  
#For load circuit and voltage waveforms, see page 3-11.




FIGURE 3






FIGURE 4


## PARAMETER MEASUREMENT INFORMATION




TRIGGER FROM B, THEN CLEAR-CONDITION 1



TRIGGER FROM B, THEN CLEAR-CONDITION 2



CLEAR OVERRIDING B, THEN TRIGGER FROM B




TRIGGERING FROM POSITIVE TRANSITION OF CLEAR

Figure 1. Switching Characteristics



# PARAMETER MEASUREMENT INFORMATION



NOTES: A. Input pulses are supplied by generators having the following characteristics: PRR<1 MHz,  $Z_{out} \sim 50\Omega$ ; for 221,  $t_r < 7$  ns,  $t_f < 7$  ns, for LS221,  $t_r < 15$  ns,  $t_f < 6$  ns.



B. All measurements are made between the 1.5 V points of the indicated transitions for the 221 or between the 1.3V points for the LS221.

Figure 1 Switching Characteristics



## Application Examples

### (1) Delay circuit

By connecting an integration circuit to the B input, a rectangular waveform applied to the input is changed to the waveform shown at B and delayed by time  $t_d$ . The width of the pulse output at Q and  $\bar{Q}$  is determined as usual by the values of  $C_{ext}$ ,  $R_{ext}$  connected externally to the circuit.



### (2) ANTI-CHATTERING CIRCUIT



# GD54/74LS240

## OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS INVERTED 3-STATE OUTPUTS

### Feature

- 3-State outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Hysteresis at Inputs Improves Noise Margins


### Description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

This device features high fan-out, improved fan-in and 400mV noise margin.

It can be used to drive terminated lines down to 133 ohms

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table

INPUTS		OUTPUT
$\bar{G}$	A	Y
H	X	Z
L	H	L
L	L	H

Note: All devices have input hysteresis.

### Function Block Diagram (each block)



### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C  
74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-12	mA
		74			-15	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage				54	0.7		V
					74	0.8		
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.5	V
V <sub>T+</sub> −V <sub>T−</sub>	Hysteresis		V <sub>CC</sub> =Min,		0.2	0.4		V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IH</sub> =Min V <sub>IL</sub> =Max, I <sub>OH</sub> =−1mA		74	2.7		V
			V <sub>CC</sub> =Min, V <sub>IH</sub> =Min V <sub>IL</sub> =Max, I <sub>OH</sub> =−3mA		54, 74	2.4 3.4		
			V <sub>CC</sub> =Min, V <sub>IH</sub> =Min V <sub>IL</sub> =0.5V, I <sub>OH</sub> =Max		54, 74	2		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min V <sub>IL</sub> =Max V <sub>IH</sub> =Min	I <sub>OL</sub> =12mA	54, 74	0.25 0.4		V
				I <sub>OL</sub> =24mA	74	0.35 0.5		
I <sub>OZH</sub>	Off-state output current high-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =2.7V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max			20		μA
I <sub>OZL</sub>	Off-state output current low-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =0.4V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max			−20		μA
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V			0.1		mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V			20		μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V			−0.2		mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)			−40	−225	mA
I <sub>CC</sub>	Supply Current	Outputs high	V <sub>CC</sub> =5.25V Outputs open			17	27	mA
		Outputs low				26	44	
		All outputs disabled				29	50	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 45pF$ , $R_L = 667\Omega$		9	14	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			12	18	ns
$t_{PZL}$	Output enable time to low level			20	30	ns
$t_{PZH}$	Output enable time to high level			15	23	ns
$t_{PLZ}$	Output disable time from low level	$C_L = 5pF$ , $R_L = 667\Omega$		15	25	ns
$t_{PHZ}$	Output disable time from high level			10	18	ns

# For load circuit and voltage waveforms, see page 3-11.

OCTAL BUFFER/LINE DRIVERS/  
LINE RECEIVERS NON INVERTED 3-STATE OUTPUTS

GD54/74LS241

Feature

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Hysteresis at Inputs Improves Noise Margins


Description

These octal buffers and line drivers are desinged specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and busoriented receivers and transmitters.

This device features high fan-out, improved fan-in, and 400mV noise margin.

It can be used to drive terminated lines down to 133 ohms

Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

Function Table (Note 1)

1A	1 $\bar{G}$	1Y	2A	2 $\bar{G}$	2Y
L	L	L	L	H	L
H	L	H	H	H	H
X	H	Z	X	L	Z

Note 1 Z: High-impedance  
X: irrelevant

Function Block Diagram







**Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 45pF$ , $R_L = 667\Omega$	12	18		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		12	18		ns
$t_{PZL}$	Output enable time to low level		20	30		ns
$t_{PZH}$	Output enable time to high level		15	23		ns
$t_{PLZ}$	Output disable time from low level	$C_L = 5pF$ , $R_L = 667\Omega$	15	25		ns
$t_{PHZ}$	Output disable time from high level		10	18		ns

# For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS242

## QUADRUPLE BUS TRANSCEIVERS


### Features

- Two-Way Asynchronous Communication Between Data Buses
- P-N-P Inputs Reduce D-C Loading
- Hysteresis (Typically 400 mV) at Inputs Improves Noise Margin
- High Fan out ( $I_{OL} = 24\text{mA}$ )

### Description

These four data line transceivers are designed for asynchronous two-way communications between data buses. They can be used to drive terminated lines down to 133 ohms.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table

CONTROL INPUTS		'LS242 DATA PORT STATUS	
$\overline{\text{GAB}}$	GBA	A	B
H	H	$\overline{\text{O}}$	I
L	H	*	*
H	L	ISOLATED	
L	L	I	$\overline{\text{O}}$


\*Possibly destructive oscillation may occur if the transceivers are enabled in both directions at once.  
I=input, O=Output,  $\overline{\text{O}}$ =Inverting Output.

### Absolute Maximum Ratings


- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage Any G ..... 7V  
A or B ..... 5.5V
- Operating free-air temperature range ..... 0°C to 70°C  
..... -55°C to 25°C
- Storage teperature rage ..... -65°C to 150°C

### schematics of inputs and outputs

#### EQUIVALENT OF EACH INPUT



#### TYPICAL OF ALL OUTPUTS



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-12	mA
		74			-15	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage			54	0.7		V	
				74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA		−1.5		V	
V <sub>T+</sub> − V <sub>T−</sub>	Hysteresis		V <sub>CC</sub> =Min		0.2	0.4	V	
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IH</sub> =Min V <sub>IL</sub> =Max, I <sub>OH</sub> =−1mA	74	2.7		V	
			V <sub>CC</sub> =Min, V <sub>IH</sub> =Min V <sub>IL</sub> =Max, I <sub>OH</sub> =−3mA	54, 74	2.4	3.4		
			V <sub>CC</sub> =Min, V <sub>IH</sub> =Min V <sub>IL</sub> =0.5V, I <sub>OH</sub> =Max	54, 74	2			
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min V <sub>IL</sub> =Max V <sub>IH</sub> =Min	I <sub>OL</sub> =12mA	54, 74	0.25	0.4	V
				I <sub>OL</sub> =Max	74	0.35	0.5	
I <sub>OZH</sub>	Off-state output curret high-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =2.7V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max,		40		μA	
I <sub>OZL</sub>	Off-state output current low-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =0.4V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max		−200		μA	
I <sub>I</sub>	Input current at maximun input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V		0.1		mA	
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V		20		μA	
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V		−0.2		mA	
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−40	−225	mA	
I <sub>CC</sub>	Supply Current	Output high	V <sub>CC</sub> =5.25V Outputs open		22	38	mA	
		Outputs low			29	50		
		All outputs disabled			29	50		

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

SYMBOL	PARAMETER	TEST CONDITION	'LS242			UNIT
			MIN	TYP	MAX	
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 45pF$ , $R_L = 667\Omega$ ,	9	14		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		12	18		ns
$t_{PZL}$	Output enable time to low level		20	30		ns
$t_{PZH}$	Output enable time to high level		15	23		ns
$t_{PLZ}$	Output disable time from low level	$C_L = 5pF$ , $R_L = 667\Omega$ ,	15	25		ns
$t_{PHZ}$	Output disable time from high level		10	18		ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS243

## QUADRUPLE BUS TRANSCEIVERS


### Features

- Two-Way Asynchronous Communication Between Data Buses
- P-N-P Inputs Reduce D-C Loading
- Hysteresis (Typically 400 mV) at Inputs Improves Noise Margin
- High Fan out ( $I_{OL}=24\text{mA}$ )

### Description

These four data line transceivers are designed for asynchronous two-way communications between data buses. They can be used to drive terminated lines down to 133 ohms.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package


### Function Table

CONTROL INPUTS		'LS243 DATA PORT STATUS	
$\bar{G}AB$	GBA	A	B
H	H	O	I
L	H	*	*
H	L	ISOLATED	
L	L	I	O


\*Possibly destructive oscillation may occur if the transceivers are enabled in both directions at once.  
 I=input, O=Output.

### Schematics of Inputs and Outputs

EQUIVALENT OF EACH INPUT



TYPICAL OF ALL OUTPUTS



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage Any G ..... 7V  
     A or B ..... 5.5V
- Operating free-air temperature ..... 0°C to 70°C  
     ..... -55°C to 25°C
- Storage teperature rage ..... -65°C to 150°C



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-12	mA
		74			-15	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage	54			0.7	V
		74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$V_{T+} - V_{T-}$	Hysteresis	$V_{CC} = \text{Min}$	0.2	0.4		V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IH} = \text{Min}$ $V_{IL} = \text{Max}, I_{OH} = -1\text{mA}$	74	2.7		V
		$V_{CC} = \text{Min}, V_{IH} = \text{Min}$ $V_{IL} = \text{Max}, I_{OH} = -3\text{mA}$	54, 74	2.4	3.4	
		$V_{CC} = \text{Min}, V_{IH} = \text{Min}$ $V_{IL} = 0.5\text{V}, I_{OH} = \text{Max}$	54, 74	2		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$ $I_{OL} = 12\text{mA}$	54, 74	0.25	0.4	V
		$I_{OL} = \text{Max}$	74	0.35	0.5	
$I_{OZH}$	Off-state output current high-level voltage applied	$V_{CC} = \text{Max}, V_O = 2.7\text{V}$ $V_{IH} = \text{Min}, V_{IL} = \text{Max}$			40	$\mu\text{A}$
$I_{OZL}$	Off-state output current low-level voltage applied	$V_{CC} = \text{Max}, V_O = 0.4\text{V}$ $V_{IH} = \text{Min}, V_{IL} = \text{Max}$			-200	$\mu\text{A}$
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.2	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-40		-225	mA
$I_{CC}$	Supply Current	Outputs high		22	38	mA
		Outputs low		29	50	
		All outputs disabled		32	54	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$** 

SYMBOL	PARAMETER	TEST CONDITION #	LS243			UNIT
			MIN	TYP	MAX	
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 45pF, \quad R_L = 667\Omega,$	12	18		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		12	18		ns
$t_{PZL}$	Output enable time to low level		20	30		ns
$t_{PZH}$	Output enable time to high level		15	23		ns
$t_{PLZ}$	Output disable time from low level	$C_L = 5pF, \quad R_L = 667\Omega,$	15	25		ns
$t_{PHZ}$	Output disable time from high level		10	18		ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS244

## OCTAL BUFFERS/LINE DRIVERS DRIVERS/LINE RECEIVERS NONINVERTED 3-STATE OUTPUTS

### Feature

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Hysteresis at Inputs Improves Noise Margins

### Description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

This device features high fan-out, improved fan-in, and 400mV noise margin.

It can be used to drive terminated lines down to 133 ohms


### Function Table

A	$\bar{G}$	Y
L	L	L
H	L	H
X	H	Z

X: Irrelevant

Z: High Impedance

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package


Suffix-J : Ceramic Dual In Line Package

### Schematics of Inputs and Outputs


EQUIVALENT OF EACH INPUT



TYPICAL ALL OUTPUTS



### Function Block Diagram



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-12	mA
		74			-15	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage	54		0.7			V
		74		0.8			
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{T+} - V_{T-}$	Hysteresis	$V_{CC} = \text{Min}$		0.2	0.4		V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IH} = \text{Min}$ $V_{IL} = \text{Max}, I_{OH} = -1\text{mA}$	74	2.7			V
		$V_{CC} = \text{Min}, V_{IH} = \text{Min}$ $V_{IL} = \text{Max}, I_{OH} = -3\text{mA}$	54, 74	2.4	3.4		
		$V_{CC} = \text{Min}, V_{IH} = \text{Min}$ $V_{IL} = 0.5\text{V}, I_{OH} = \text{Max}$	54, 74	2			
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 12\text{mA}$ $I_{OL} = 24\text{mA}$	54, 74 74	0.25 0.35	0.4 0.5	V
$I_{OZH}$	Off-state output current high-level voltage applied	$V_{CC} = \text{Max}, V_O = 2.7\text{V}$ $V_{IH} = \text{Min}, V_{IL} = \text{Max}$				20	$\mu\text{A}$
$I_{OZL}$	Off-state output current low-level voltage applied	$V_{CC} = \text{Max}, V_O = 0.4\text{V}$ $V_{IH} = \text{Min}, V_{IL} = \text{Max}$				-20	$\mu\text{A}$
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$				-0.2	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)				-40	-225
$I_{CC}$	Supply Current	Outputs high			17	27	mA
		Outputs low			27	46	
		All outputs disabled			32	54	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 45pF$ , $R_L = 667\Omega$	12	18		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		12	18		ns
$t_{PZL}$	Output enable time to low level		20	30		ns
$t_{PZH}$	Output enable time to high level		15	23		ns
$t_{PLZ}$	Output disable time from low level	$C_L = 5pF$ , $R_L = 667\Omega$	15	25		ns
$t_{PHZ}$	Output disable time from high level		10	18		ns

# For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS245

## OCTAL BUS TRANSCEIVER; NON-INVERTED 3-STATE OUTPUTS

### Feature


- Bidirectional Bus Transceiver in a High-Density 20-Pin Package
- 3-State Outputs Drive Bus Lines Directly
- P-N-P Inputs D-C Loading on Bus Lines
- Hysteresis at Bus Inputs Improve Noise Margins
- Typical Propagation Delay Times; Port to Port ... 8 ns

### Description

These octal bus transceiver are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the directional control (DIR) input. The enable input ( $\bar{G}$ ) can be used to disable the device so that the buses are effectively isolated.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Schematics of Inputs and Outputs

### Function Table

ENABLE $\bar{G}$	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EQUIVALENT OF EACH INPUT TYPICAL OF ALL OUTPUTS



### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 7V
- Off-state output voltage ..... 5.5V
- Operating free-air temperature range 54LS ..... -55°C to 125°C  
74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-12	mA
		74			-15	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage				54	0.7		V
					74	0.8		
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.5	V
V <sub>T+</sub> −V <sub>T−</sub>	Hysteresis		V <sub>CC</sub> =Min,		0.2	0.4		V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IH</sub> =Min V <sub>IL</sub> =Max, I <sub>OH</sub> =−1mA		74	2.7		V
			V <sub>CC</sub> =Min, V <sub>IH</sub> =Min V <sub>IL</sub> =Max, I <sub>OH</sub> =−3mA		54,74	2.4 3.4		
			V <sub>CC</sub> =Min, V <sub>IH</sub> =Min V <sub>IL</sub> =0.5V, I <sub>OH</sub> =Max		54,74	2		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min V <sub>IL</sub> =Max V <sub>IH</sub> =Min	I <sub>OL</sub> =12mA	54, 74	0.25 0.4		V
				I <sub>OL</sub> =24mA	74	0.35 0.5		
I <sub>OZH</sub>	Off-state output current high-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =2.7V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max		G̅ at 2V		20	μA
I <sub>OZL</sub>	Off-state output current low-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =0.4V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max				−200	
I <sub>I</sub>	Input current at maximum maximum input voltage	A or B	V <sub>CC</sub> =Max		V <sub>I</sub> =5.5V		0.1	mA
		DIR or G̅			V <sub>I</sub> =7V			
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				20	μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V				−0.2	mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−40		−225	mA
I <sub>CC</sub>	Supply Current	Outputs high	V <sub>CC</sub> =5.25V, Outputs open		48		70	mA
		62			90			
		64			95			

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 45pF$ , $R_L = 667\Omega$	8	12		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		8	12		ns
$t_{PZL}$	Output enable time to low level		27	40		ns
$t_{PZH}$	Output enable time to high level		25	40		ns
$t_{PLZ}$	Output disable time from low level	$C_L = 5pF$ , $R_L = 667\Omega$	15	25		ns
$t_{PHZ}$	Output disable time from high level		15	25		ns

# For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS251


## 8-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUT

### Features

- 3-State Versions of LS151
- Three-State Outputs Interface Directly with System Bus
- Performs Parallel-to-Serial Conversion
- Complemently Outputs Provide True and Inverted Data
- Fully Compatible with Most TTL Circuits

### Description

These monolithic data selectors/multiplexers contain full on chip binary decoding to select one-of-eight data sources and feature a strobe controlled three state output. The strobe must be at a low logic level to enable these devices. The three-state outputs permit a number of outputs to be connected to a common bus. When the strobe input is high, both outputs are in a high impedance state in which both the upper and lower transistors of each totem-pole output are off and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL




totem pole outputs.

GD54/74LS 251 has the same functions and pin connections as GD54/74LS151 but the latter is provided with active pull-up resistors outputs.

### Function Table

INPUTS			OUTPUTS	
SELECT			STROBE	
C	B	A	S	
X	X	X	H	Z
L	L	L	L	D0 $\overline{D0}$
L	L	H	L	D1 $\overline{D1}$
L	H	L	L	D2 $\overline{D2}$
L	H	H	L	D3 $\overline{D3}$
H	L	L	L	D4 $\overline{D4}$
H	L	H	L	D5 $\overline{D5}$
H	H	L	L	D6 $\overline{D6}$
H	H	H	L	D7 $\overline{D7}$

H=high logic level, L=low logic level  
X=irrelevant, Z=high impedance (off)  
D0,D1...D7=the level of the respective D input



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Off-state output voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	4	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-1	mA
		74			-2.6	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}$ , $I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}$ , $V_{IL} = \text{Max}$ $I_{OH} = \text{Max}$ , $V_{IH} = \text{Min}$	54	2.4	3.4		V
			74	2.4	3.1		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 12\text{mA}$	54, 74	0.25	0.4	V
			$I_{OL} = 24\text{mA}$	74	0.35	0.5	
$I_{OZH}$	Off-state output current high-level voltage applied	$V_{CC} = \text{Max}$ , $V_O = 2.7\text{V}$ $V_{IH} = \text{Min}$ , $V_{IL} = \text{Max}$				20	$\mu\text{A}$
$I_{OZL}$	Off-state output current low-level voltage applied	$V_{CC} = \text{Max}$ , $V_O = 0.4\text{V}$ $V_{IH} = \text{Min}$ , $V_{IL} = \text{Max}$				-20	$\mu\text{A}$
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ , $V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ , $V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ , $V_I = 0.4\text{V}$				-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)	Condition A		6.1	10	mA
			Condition B		7.1	12	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: Condition A:  $I_{CC}$  is measured with the outputs open, strobe grounded, and all other inputs at 4.5V.

Condition B:  $I_{CC}$  is measured with the outputs open, and all inputs at 4.5V

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	A,B or C(4 levels)	Y	C <sub>L</sub> = 15pF R <sub>L</sub> = 2kΩ	29	45	ns	
t <sub>PHL</sub>				28	45		
t <sub>PLH</sub>	A,B, or C (3 levels)	W		20	33	ns	
t <sub>PHL</sub>				21	33		
t <sub>PLH</sub>	Any D	Y		17	28	ns	
t <sub>PHL</sub>				18	28		
t <sub>PLH</sub>	Any D	W		10	15	ns	
t <sub>PHL</sub>				9	15		
t <sub>PZH</sub>	Strobe	Y		30	45	ns	
t <sub>PZL</sub>				26	40		
t <sub>PZH</sub>	Strobe	W		17	27	ns	
t <sub>PZL</sub>				24	40		
t <sub>PHZ</sub>	Strobe	Y	C <sub>L</sub> = 5pF R <sub>L</sub> = 2kΩ	30	45	ns	
t <sub>PLZ</sub>				15	25		
t <sub>PHZ</sub>	Strobe	W		37	55	ns	
t <sub>PLZ</sub>				15	25		

\*  $t_{PLH}$ =propagation delay time, low-to-high-level output\*  $t_{PHL}$ =propagation delay time, high-to-low-level output\*  $t_{PZH}$ =output enable time to high level\*  $t_{PZL}$ =output enable time to low level\*  $t_{PHZ}$ =output disable time from high level\*  $t_{PLZ}$ =output disable time from low level

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS257A

## QUAD DATA SELECTORS/MULTIPLEXERS; NON-INVERTED 3-STATE OUTPUTS


### Feature

- Three-State Outputs Interface Directly with System Bus
- Provides Bus Interface from Multiple Sources in High-Performance System
- 3-State Versions LS157 with Same Pin Outs

### Description

This device is designed to multiplex singals from four bit data sources to four-output data lines in bus-organized systems. The 3-state outputs will not load the data lines when the output control pin ( $\bar{G}$ ) is at high-logic level.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package


### Function Table

INPUTS				OUTPUT
OUTPUT CONTROL	SELECT	A	B	Y
H	X	X	X	Z
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H


### Schematics of Inputs and Outputs

TYPICAL OF ALL OUTPUTS


EQUIVALENT OF EACH INPUT



Select.  $R_{eq}=9.5\text{ k}\Omega\text{ NOM}$   
All other inputs.  $R_{eq}=19\text{ k}\Omega\text{ NOM}$



### Function Block Diagram





## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Off-state output voltage ..... 5.5V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-1	mA
		74			-2.6	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage				54	0.7		V
					74	0.8		
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.5	V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, I <sub>OH</sub> =Max, V <sub>IL</sub> =Max, V <sub>IH</sub> =Min	54	2.4	3.4		V
				74	2.4	3.1		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min, V <sub>IL</sub> =Max, V <sub>IH</sub> =Min	I <sub>OL</sub> =12mA	54 74	0.25	0.4	V
				I <sub>OL</sub> =24mA	74	0.35	0.5	
I <sub>OZH</sub>	Off-state output current high-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =2.7V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max			20		μA
I <sub>OZL</sub>	Off-state output current low-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =0.4V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max			−20		μA
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V	S input			0.2	mA
				Any other			0.1	
I <sub>IH</sub>	High-level Input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V	S input			40	μA
				Any other			20	
I <sub>IL</sub>	Low-level Input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V	S input			−0.8	mA
				Any other			−0.4	
I <sub>OS</sub>	Short circuit output current		V <sub>CC</sub> =Max		−20	−100		mA
I <sub>CC</sub>	Supply Current	All outputs high	V <sub>CC</sub> =5.25V, (Note 3)			6.2	10	mA
		All outputs low				10	16	
		All outputs off				12	19	

Note 1: All typical values are at  $V_{CC} = 5\text{V}, T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs open and all possible inputs grounded while achieving the stated output conditions.


Switching Characteristics,  $V_{CC}=5V$ ,  $T_A=25^{\circ}C$

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Data	Any	C <sub>L</sub> = 45pF	8		18	ns
t <sub>PHL</sub>				13		18	
t <sub>PLH</sub>	Select	Any		18		28	ns
t <sub>PHL</sub>				22		35	
t <sub>PZH</sub>	Output	Any		14		22	ns
t <sub>PZL</sub>	Control			22		35	
t <sub>PHZ</sub>	Output	Any	C <sub>L</sub> = 5pF	16		26	ns
t <sub>PLZ</sub>	Control			22		35	

\*  $t_{PLH}$ =propagation delay time, low-to-high-level output,  $t_{PZL}$ =output enable time to low level  
\*  $t_{PHL}$ =propagation delay time, high-to-low-level output,  $t_{PHZ}$ =output disable time from high level.  
\*  $t_{PZH}$ =output enable time to high level,  $t_{PLZ}$ =output disable time from low level.  
#For load circuit and voltage waveforms, see page 3-11.

Application Example

8-Bit shift register



$S_A$	$S_B$	OUTPUT
L	L	Word 1
L	H	Word 2
H	L	Word 3
H	H	Word 4

# GD54/74LS258B

## QUAD DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS (INVERTED)

### Features

- TRI-STATE versions LS158 with same pin-outs
- Schottky-clamped for significant improvement in A-C performance
- Inverted outputs
- Output control input common to all four circuits
- Select input common to all four circuits
- 3-state outputs


### Description

These Schottky-clamped high-performance multiplexers feature TRI-STATE outputs that can interface directly with data lines of bus-organized systems. With all but one of the common outputs disabled (at a high impedance state), the low impedance of the single enabled output will drive the bus line to a high or low logic level. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output enable circuitry is designed such that the output disable times are shorter than the output enable times. This TRI-STATE output feature means that n-bit (paralleled) data selectors with up to 258 sources can be implemented for data buses. It also permits the use of standard TTL registers for data retention throughout the system.

### Function Table


INPUTS			OUTPUT
OUTPUT CONTROL	SELECT	A B	Y
H	X	X X	Z
L	L	L X	H
L	L	H X	L
L	H	X L	H
L	H	X H	L

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Block Diagram



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-1	mA
		74			-2.6	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage			54		0.7	V
				74		0.8	
$V_{IK}$	Input clamp voltage	$V_{CC}=\text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High level output voltage	$V_{CC}=\text{Min}, V_{IL}=\text{Max}$	54	2.4	3.4		V
		$I_{OH}=\text{Max}, V_{IH}=\text{Min}$	74	2.4	3.1		
$V_{OL}$	Low-level output voltage	$V_{CC}=\text{Min}, V_{IL}=\text{Max}, V_{IH}=\text{Min}$	$I_{OL}=12\text{mA}$	54, 74	0.25	0.4	V
			$I_{OL}=24\text{mA}$	74	0.35	0.5	
$I_{OZH}$	Off-state output current high-level voltage applied	$V_{CC}=\text{Max}, V_O=2.7\text{V}$ $V_{IH}=\text{Min}, V_{IL}=\text{Max}$				20	$\mu\text{A}$
$I_{OZL}$	Off-state output current high-level voltage applied	$V_{CC}=\text{Max}, V_O=0.4\text{V}$ $V_{IH}=\text{Min}, V_{IL}=\text{Max}$				-20	$\mu\text{A}$
$I_I$	Input current at maximum input voltage	$V_{CC}=\text{Max}$ $V_I=7\text{V}$	S input			0.2	mA
			Any other			0.1	
$I_{IH}$	High-level input current	$V_{CC}=\text{Max}$ $V_I=2.7\text{V}$	S input			40	$\mu\text{A}$
			Any other			20	
$I_{IL}$	Low-level input current	$V_{CC}=\text{Max}$ $V_I=0.4\text{V}$	S input			-0.8	mA
			Any other			-0.4	
$I_{OS}$	Short-circuit output current	$V_{CC}=\text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply Current	Outputs high	$V_{CC}=5.25\text{V}$ ,		4.5	7	mA
		Outputs low	See Note 3		8.8	14	
		All outputs disabled			12	19	

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all output open and all possible inputs grounded while achieving the stated output conditions.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Data	Any	C <sub>L</sub> =45pF R <sub>L</sub> =667Ω	8	18	ns	
t <sub>PHL</sub>				13	18		
t <sub>PLH</sub>	Select	Any		18	28	ns	
t <sub>PHL</sub>				22	35		
t <sub>PZH</sub>	Output	Any		14	22	ns	
t <sub>PZL</sub>	Control			22	35		
t <sub>PHZ</sub>	Output	Any	C <sub>L</sub> =5pF R <sub>L</sub> =667Ω	16	26	ns	
t <sub>PLZ</sub>	Control			22	35		

\*  $t_{PLH}$ =propagation delay time, low-to-high-level output,  $t_{PZL}$ =output enable time to low level

\*  $t_{PHL}$ =propagation delay time, high-to-low-level output,  $t_{PHZ}$ =output disable time from high level.

\*  $t_{PZH}$ =output enable time to high level,  $t_{PLZ}$ =output disable time from low level.

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS259

## 8-BIT ADDRESSABLE LATCHES

### Features


- 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion With Storage
- Asynchronous Parallel Clear
- Active High Decoder
- Enable/Disable Input Simplifies Expansion
- Direct Replacement for Fairchild 9334
- Expandable for N-Bit Applications
- Four Distinct Function Modes

### Description

These 8-bit addressable latches are designed for general purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches, and being a 1-of-8 decoder or demultiplexer with active-high outputs.

Four distinct modes of operation are selectable by controlling the clear and enable inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch will follow the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.


### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package

Suffix-J : Ceramic Dual In Line Package

### Function Block Diagram





# Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C
- 74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

MODE SELECT TABLE

$\overline{G}$	$\overline{CLR}$	MODE
L	H	Addressable Latch
H	H	Memory
L	L	Active HIGH 8-Channel Demultiplexer
H	L	Clear

Function Table

INPUTS						OUTPUTS								MODE
$\overline{CLR}$	$\overline{G}$	D	A	B	C	$Q_0$	$Q_1$	$Q_2$	$Q_3$	$Q_4$	$Q_5$	$Q_6$	$Q_7$	
L	H	X	X	X	X	L	L	L	L	L	L	L	L	Clear Demultiplex
L	L	L	L	L	L	L	L	L	L	L	L	L	L	
L	L	H	L	L	L	H	L	L	L	L	L	L	L	
L	L	L	H	L	L	L	L	L	L	L	L	L	L	
L	L	H	H	L	L	L	H	L	L	L	L	L	L	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	
L	L	H	H	H	H	L	L	L	L	L	L	L	H	
H	H	X	X	X	X	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	Memory
H	L	L	L	L	L	L	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	Addressable Latch
H	L	H	L	L	L	H	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	
H	L	L	H	L	L	$Q_{t-1}$	L	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	
H	L	H	H	L	L	$Q_{t-1}$	H	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	
H	L	L	H	H	H	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	L	
H	L	H	H	H	H	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	$Q_{t-1}$	H	

$Q_{t-1}$  = Previous Output State    X = Immaterial  
 H = High Voltage Level        Z = High Impedance  
 L = Low Voltage Level

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
t <sub>W</sub>	Pulse Width	Enable	15			ns
		Clear	15			
t <sub>SU</sub>	Data setup time	Data	15↑			ns
		Select	15↓			
t <sub>H</sub>	Data hold time	Data	0↑			ns
		Select	0↑			
T <sub>A</sub>	Operating free-air temperature	54	−55 125			°C
		74	0 70			

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.5	3.4		V
		$I_{OH} = \text{Max}, V_{IH} = \text{Min}$	74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54,74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$				20	$\mu A$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$				-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)			22	36	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all inputs at 4.5V, and all outputs open.


Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Enable	Output	C <sub>L</sub> = 45pF R <sub>L</sub> = 2kΩ	22	35	ns	
t <sub>PHL</sub>				15	24		
t <sub>PLH</sub>	Data	Output		20	32	ns	
t <sub>PHL</sub>				13	21		
t <sub>PLH</sub>	Select	Output		24	38	ns	
t <sub>PHL</sub>				18	29		
t <sub>PHL</sub>	Clear	Output		17	27		

\*For load circuit and voltage waveforms, see page 3-11.

Application Example

16-BIT ADDRESSABLE LATCH



# GD54/74LS273

## OCTAL D-TYPE FLIP-FLOPS COMMON CLOCK SINGLE-RAIL OUTPUTS

### Feature

- Contains Eight Flip-Flops with Single-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications Include:
  - Buffer/Storage Registers
  - Shift Registers
  - Pattern Generators

### Description



These monolithic, positive edge triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.


These flip-flops are guaranteed to respond to clock frequencies ranging from 0 to 30 megahertz while maximum clock frequency is typically 40 megahertz. Typical power dissipation is 10 milliwatts.

### Function Table

INPUTS			OUTPUT Q
CLEAR	CLOCK	D	
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q <sub>O</sub>



### Function Block Diagram



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$f_{\text{clock}}$	Clock frequency		0		30	MHz
$t_w$	Width of clock or clear pulse		20			ns
$t_{su}$	Set up time	Data input	20†			ns
		Clear inactive-state	25†			
$t_h$	Data hold time		5†			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

\* † The arrow indicates that the rising edge of the clock pulse is used for reference.

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage	54			0.7	V
		74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.5	3.4	V
		$I_{OH} = \text{Max}, V_{IH} = \text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54,74	0.25	0.4	V
		$V_{IH} = \text{Min}, I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$			0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = 5.25\text{V}$ (Note 3)		17	27	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Note 3: With all outputs open and 4.5V applied to all data and clear inputs,  $I_{CC}$  is measured after a momentary grounded, then 4.5V is applied to clock.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency	$C_L = 15pF$  $R_L = 2k\Omega$	30	40		MHz
$t_{PHL}$	Propagation delay time, high-to-low-level output from clear			18	27	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock			17	27	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock			18	27	ns

#For load circuit and voltage waveforms, see page 3-11.



# GD54/74LS280

## 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

### Feature


- Generates Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bits
- Can Be Used to upgrade Existing Systems Using MSI Parity Circuits
- Typical Power Dissipation: 80mW

### Description

These universal, monolithic, nine-bit parity generators/checkers utilize schottky-clamped TTL high performance circuitry and feature odd/even outputs to facilitate operation of either odd or even parity application. The wordlength capability is easily expanded by cascading.

This device can be used to upgrade the performance of most systems utilizing the 180 parity generator/checker. Although the LS280 is implemented without expander inputs, the corresponding function is provided by the availability of an input at pin 4 and the absence of any internal connection at pin 3.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table

NUMBER OF INPUTS A THRU I THAT ARE HIGH	OUTPUTS	
	ΣEVEN	ΣODD
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H


### Schematics of Linputs and Outputs

EQUIVALENT OF EACH INPUT




Select,  $R_{eq}=9.5 \text{ k}\Omega \text{ NOM}$   
All other inputs,  $R_{eq}=19 \text{ k}\Omega \text{ NOM}$

TYPICAL OF ALL OUTPUTS



### Function Block Diagram



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2		V
$V_{IL}$	Low-level input voltage	54			0.7	V
		74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC}=\text{Min}, I_I=-18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC}=\text{Min}, V_{IL}=\text{Max}$	54	2.5	3.4	V
		$I_{OH}=\text{Max}, V_{IH}=\text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC}=\text{Min}, I_{OL}=4\text{mA}$	54,74		0.25	V
		$V_{IL}=\text{Max}, I_{OL}=8\text{mA}$	74		0.35	
$I_I$	Input current at maximum input voltage	$V_{CC}=\text{Max}, V_I=7\text{V}$			0.1	$\text{mA}$
$I_{IH}$	High-level input current	$V_{CC}=\text{Max}, V_I=2.7\text{V}$			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC}=\text{Max}, V_I=0.4\text{V}$			-0.4	$\text{mA}$
$I_{OS}$	Short-circuit output current	$V_{CC}=\text{Max}$ (Note 2)	-20		-100	$\text{mA}$
$I_{CC}$	Supply current	$V_{CC}=5.25\text{V}$ , (Note 3)		16	27	$\text{mA}$

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

## Switching Characteristics, $V_{CC}=5\text{V}$ , $T_A=25^{\circ}\text{C}$

SYMBOL*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Data	Σ Even	C <sub>L</sub> = 15pF, R <sub>L</sub> = 2kΩ	33	50	ns	
t <sub>PHL</sub>				29	45		
t <sub>PLH</sub>	Data	Σ Odd		23	35	ns	
t <sub>PHL</sub>				31	50		

$t_{PLH}$ =propagation delay time low to high level output

$t_{PHL}$ =propagation delay time, high to low level output

\*For load circuit and voltage waveforms, see page 3-11.

## 4-BIT BINARY ADDERS WITH FAST CARRY

- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with the economy of ripple carry
- Typical add times
  - Two 8-bit words 25 ns
  - Two 16-bit words 45 ns
- Typical power dissipation per 4-bit adder 95 mW

These full adders perform the addition of two 4-bit binary numbers. The sum ( $\Sigma$ ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial lookahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.


## Function Table

[illegible]


H=High Level, L=Low Level

Note

Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs  $\Sigma 1$  and  $\Sigma 2$  and the value of the internal C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs  $\Sigma 3$ ,  $\Sigma 4$ , and C4.



## Function Block Diagram



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54,74	−400			μA
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
T <sub>A</sub>	Operating free-air teperature	54	−55	125		°C
		74	0	70		

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITION		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54		0.7		V
			74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, I_{OH} = \text{Max}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	54	2.5	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54,74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$	A,B			0.2	V
			C0			0.1	
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_L = 2.7\text{V}$	A,B			40	$\mu A$
			C0			20	
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$	A,B			-0.8	mA
			C0			-0.4	
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$	(Note 3)	$I_{CC1}$	19	34	mA
			(Note 4)	$I_{CC2}$	22	39	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC1}$  is measured with all outputs open, all B input low and all other inputs at 4.5V, or all inputs at 4.5V.

Note 4:  $I_{CC2}$  is measured with all outputs open and all inputs grounded.

Switching Characteristics, V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	C0	Σ1, Σ2, Σ3, Σ4	C <sub>L</sub> = 15pF, R <sub>L</sub> = 2kΩ	16	24		ns
t <sub>PHL</sub>				15	24		
t <sub>PLH</sub>	Ai or Bi	Σi		15	24		ns
t <sub>PHL</sub>				15	24		
t <sub>PLH</sub>	C0	C4		11	17		ns
t <sub>PHL</sub>				11	22		
t <sub>PLH</sub>	Ai or Bi	C4		11	17		ns
t <sub>PHL</sub>				12	17		

#For load circuit and voltage waveforms, see page 3-11.



# GD54/74LS298

## QUAD 2 INPUT MULTIPLEXER WITH SRORAGE

### Feature

- Select From 2 Data Source
- Edge Triggered Operation

### Description

The LS298 is four 2-line to 1-line multiplexers followed by a quad 4 bit edge triggered register.

When the word select input is low, data input D1(A1,B1,C1,D1) is selected, and when it is high, data input D2 (A2,B2,C2,D2) is selected.

The selected data is transferred to the output Q synchronous when the clock input (CK) changes from high to low.

### Function Table

INPUTS				OUTPUTS
CK	S	D <sub>1</sub>	D <sub>2</sub>	Q
↓	L	L	X	L
↓	L	H	X	H
↓	H	X	L	L
↓	H	X	H	H

H: High level


L: Low level

X: Irrelevant

D<sub>1</sub> = A<sub>1</sub>, B<sub>1</sub>, C<sub>1</sub>, D<sub>1</sub>


D<sub>2</sub> = A<sub>2</sub>, B<sub>2</sub>, C<sub>2</sub>, D<sub>2</sub>

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Block Diagram and Logic



Dynamic input activated by a transition from a high level to a low level

### Absolute Maximum Ratings

- Supply voltage, Vcc ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C  
74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$t_{SU}$	Data setup time	Data	15			ns
		Select	25			
$t_H$	Data hold time	Data	5			ns
		Select	0			
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$ $I_{OH} = \text{Max}, V_{IH} = \text{Min}$	54	2.5	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54,74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$				20	$\mu A$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$				-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)			13	21	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with S, A1~D<sub>2</sub> inputs grounded and a momentary 4.5V, then grounded, applied  $\overline{CK}$  input.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		18	27	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			21	32	ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS299

## 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

### Features


- Multiplexed Inputs/Outputs Provide Improved Bit Density
- Four Modes of Operation:  
Hold (Store) Shift Left  
Shift Right Load Data
- Operates with Outputs Enabled or at High Z
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- Applications:  
Stacked or Push-Down Registers.  
Buffer Storage, and  
Accumulator Registers

### Description

These Schottky TTL eight-bit universal registers feature multiplexed inputs/outputs to achieve full eight bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the three-state outputs in a high-impedance

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package


state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are enabled or off.

### Function Table

MODE	INPUTS					INPUTS/OUTPUTS								OUTPUT				
	CLEAR	FUNCTION SELECT		OUTPUT CONTROL		CLOCK	SERIAL		A/Q <sub>A</sub>	B/Q <sub>B</sub>	C/Q <sub>C</sub>	D/Q <sub>D</sub>	E/Q <sub>E</sub>	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/Q <sub>H</sub>	Q <sub>A</sub> '	Q <sub>H</sub> '
		S1	S0	$\overline{G}1^*$	$\overline{G}2^*$		SL	SR										
Clear	L L	X L	L X	L L	L L	X X	X X	X X	L L	L L	L L	L L	L L	L L	L L	L L	L L	L L
Hold	H H	L X	L X	L L	L L	X L	X X	X X	Q <sub>AO</sub> Q <sub>AO</sub>	Q <sub>BO</sub> Q <sub>BO</sub>	Q <sub>CO</sub> Q <sub>CO</sub>	Q <sub>DO</sub> Q <sub>DO</sub>	Q <sub>EO</sub> Q <sub>EO</sub>	Q <sub>FO</sub> Q <sub>FO</sub>	Q <sub>GO</sub> Q <sub>GO</sub>	Q <sub>HO</sub> Q <sub>HO</sub>	Q <sub>AO</sub> Q <sub>AO</sub>	Q <sub>HO</sub> Q <sub>HO</sub>
Shift Right	H H	L L	H H	L L	L L	↑ ↑	X X	H L	H Q <sub>An</sub>	Q <sub>Bn</sub> Q <sub>An</sub>	Q <sub>Cn</sub> Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	H Q <sub>Gn</sub>	H Q <sub>Gn</sub>	L Q <sub>Hn</sub>
Shift Left	H H	H H	L L	L L	L L	↑ ↑	H L	X X	Q <sub>Bn</sub> Q <sub>Bn</sub>	Q <sub>Cn</sub> Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	Q <sub>Hn</sub> Q <sub>Hn</sub>	H L	Q <sub>Bn</sub> Q <sub>Bn</sub>	H L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

\* When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

Function Block Diagram



Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C  
74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Recommended Operating Conditions

SYMBOL	PARAHETER		54LS299			74LS299			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX		
V <sub>CC</sub>	Supply voltage,		4.5	5	5.5	4.75	5	5.25	V	
I <sub>OH</sub>	High-level output current,	Q <sub>A</sub> thru Q <sub>H</sub>	-1			-2.6			mA	
		Q <sub>A</sub> or Q <sub>H</sub>	-0.4			-0.4				
I <sub>OL</sub>	Low-level output current,	Q <sub>A</sub> thru Q <sub>H</sub>	12			24			mA	
		Q <sub>A</sub> or Q <sub>H</sub>	4			8				
f <sub>clock</sub>	Clock frequency,		0	25		0	25		MHz	
t <sub>w(clock)</sub>	Width of clock pulse,	Clock high	30			30			ns	
		Clock low	10			10				
t <sub>w(clear)</sub>	Width of clear pulse		20			20			ns	
t <sub>su</sub>	Setup time,	Select	35†			35†			ns	
		High-level data	20†			20†				
		Low-level data	20†			20†				
		Clear inactive-state	20†			20†				
t <sub>h</sub>	Hold time,	Select	10†			10†			ns	
		Data	0†			0†				
T <sub>A</sub>	Operating free-air temperature,		-55			0			70	°C

\* Data includes the two serial inputs and the eight input output data lines.

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS			MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage					2.0			V
V <sub>IL</sub>	Low-level input voltage					54	0.7		V
						74	0.8		
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =MIN, I <sub>I</sub> = − 18mA			− 1.5		V	
V <sub>OH</sub>	High-level output voltage	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> =MIN, V <sub>IH</sub> =2V V <sub>IL</sub> =MAX I <sub>OH</sub> =MAX			54	2.4	3.2	V
		Q <sub>A</sub> ′ or Q <sub>H</sub> ′				74	2.4	3.1	
						54	2.5	3.4	
						74	2.7	3.4	
V <sub>OL</sub>	Low-level output voltage	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> =MIN V <sub>IL</sub> =MAX V <sub>IH</sub> =MIN	I <sub>OL</sub> = 12mA	54,74	0.25	0.4	V	
		I <sub>OL</sub> = 24mA		74	0.35	0.5			
		I <sub>OL</sub> = 4mA		54,74	0.25	0.4			
		I <sub>OL</sub> = 8mA		74	0.35	0.5			
I <sub>OZH</sub>	Off-state output current, high-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> =MAX V <sub>O</sub> =2.7V V <sub>IH</sub> =2V			40		μA	
I <sub>OZL</sub>	Off-state output current low-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> =MAX V <sub>O</sub> =0.4V V <sub>IH</sub> =2V			− 400		μA	
I <sub>I</sub>	Input current at maximum Input voltage	S0,S1	V <sub>CC</sub> =MAX	V <sub>I</sub> = 7V		200		μA	
		A thru H		V <sub>I</sub> = 5.5V		100			
		Any other		V <sub>I</sub> = 7V		100			
I <sub>IH</sub>	High-level input current	A thru H, S0, S1	V <sub>CC</sub> =MAX V <sub>I</sub> = 2.7V			40		μA	
		Any other				20			
I <sub>IL</sub>	Low-level input current	S0, S1	V <sub>CC</sub> =MAX V <sub>I</sub> = 0.4V			− 0.8		mA	
		Any other				− 0.4			
I <sub>OS</sub>	Short-circuit output current	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> =MAX (Note 2)			− 30	− 130	mA	
		Q <sub>A</sub> ′ or Q <sub>H</sub> ′				− 20	− 100		
I <sub>CC</sub>	Supply current		V <sub>CC</sub> =MAX			33	53	mA	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f <sub>max</sub>			See Note3	25	35		MHz	
t <sub>PLH</sub>	Clock	Q <sub>A</sub> ' or Q <sub>H</sub> '	C <sub>L</sub> =15 pF    R <sub>L</sub> =2 kΩ See Note3	22	33		ns	
t <sub>PHL</sub>				26	39			
t <sub>PHL</sub>	Clear	Q <sub>A</sub> ' or Q <sub>H</sub> '		27	40		ns	
t <sub>PLH</sub>	Clock	Q <sub>A</sub> thru Q <sub>H</sub>	C <sub>L</sub> =45 pF    R <sub>L</sub> =665 Ω See Note3	17	25		ns	
t <sub>PHL</sub>				26	39			
t <sub>PHL</sub>	Clear	Q <sub>A</sub> thru Q <sub>H</sub>		26	40		ns	
t <sub>PZH</sub>	G̅1, G̅2	Q <sub>A</sub> thru Q <sub>H</sub>		13	21		ns	
t <sub>PZL</sub>				19	30			
t <sub>PHZ</sub>	G̅1, G̅2	Q <sub>A</sub> thru Q <sub>H</sub>		10	15		ns	
t <sub>PLZ</sub>				10	15			

\*  $f_{max}$  = maximum clock frequency.

$t_{PLH}$  = propagation delay time, low to-high-level output.

$t_{PHL}$  = propagation delay time, high-to-low-level output.

$t_{PZH}$  = output enable time to high level

$t_{PZL}$  = output enable time to low level

$t_{PHZ}$  = output disable time from high level

$t_{PLZ}$  = output disable time from low level

Note 3: For testing  $f_{max}$  all outputs are loaded simultaneously, each with  $C_L$  and  $R_L$  as specified for the propagation times. See load circuits and waveforms on page 3-11.



# GD54/74LS322

## 8-BIT SHIFT REGISTERS WITH SIGN EXTEND


### Feature

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- 3-State Outputs Drive Bus Lines Directly
- Sign Extend Function
- Direct Overriding Clear

### Description

These low-power Schottky eight-bit shift registers features multiplexed input/output data ports to achieve full eight-bit data handling in a single 20-pin package. Serial data may be entered into the shift-right register through either the D0 or the D1 input as selected by the data select input. A serial output ( $Q_H$ ) is also provided to facilitate expansion. Synchronous parallel loading is accomplished by taking both the register enable and the  $S/\bar{P}$  inputs low. This places the three-state input/output ports in the data input mode. Data are entered on the low-to-high transition of the clock. The data extend function repeats the sign in the  $Q_A$  flip-flop during shifting. A direct overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not interfere with synchronous operation of the register.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table

OPERATION	INPUTS							INPUTS/OUTPUTS				OUTPUT
	CLEAR CLR	REGISTER ENABLE G	S/ $\bar{P}$	SIGN EXTEND SE	DATA SELECT DS	OUTPUT ENABLE OE	CLOCK	A/ $Q_A$	B/ $Q_B$	C/ $Q_C$	H/ $Q_H$	
Clear	L L	H X	X H	X X	X X	L L	X X	L L	L L	L L	L L	L L
Hold	H	H	X	X	X	L	X	$Q_{AO}$	$Q_{BO}$	$Q_{CO}$	$Q_{HO}$	$Q_{HO}$
Shift Right	H	L	H	H	L	L	↑	D0	$Q_{An}$	$Q_{Bn}$	$Q_{Gn}$	$Q_{Gn}$
	H	L	H	H	H	L	↑	D1	$Q_{An}$	$Q_{Bn}$	$Q_{Gn}$	$Q_{Gn}$
Sign Extend	H	L	H	L	X	L	↑	$Q_{An}$	$Q_{An}$	$Q_{Bn}$	$Q_{Gn}$	$Q_{Gn}$
Load	H	L	L	X	X	X	↑	a	b	c	h	h

When the output enable is high, the eight input/output terminals are disabled to the high-impedance state, however, sequential operation or clearing of the register is not affected. If both the register enable input and the  $S/\bar{P}$  input are low while the clear input is low, the register is cleared while the eight input/output terminals are disabled to the high-impedance state.

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

↑ = transition from low to high level

$Q_{AO} \dots Q_{HO}$  = the level of  $Q_A$  through  $Q_H$ , respectively, before the indicated steady state conditions were established

$Q_{An} \dots Q_{Hn}$  = the level of  $Q_A$  through  $Q_H$ , respectively, before the most recent ↑ transition of the clock

D0, D1 = the level of steady state inputs at inputs D0 and D1 respectively

a...h = the level of steady state inputs at inputs A through H respectively.

**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Off-state output voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		54	4.5	5	5.5	V
			74	4.75	5	5.25	
I <sub>OH</sub>	High Level Output Current	Q <sub>A</sub> ~Q <sub>H</sub>	54	-1			mA
			74	-2.6			
		Q <sub>H</sub> '	54	-0.4			
			74	-0.4			
I <sub>OL</sub>	Low Level Ourput Current	Q <sub>A</sub> ~Q <sub>H</sub>	54	12			mA
			74	24			
		Q <sub>H</sub> '	54	4			
			74	8			
f <sub>clock</sub>	Clock frequency			0	25		MHz
t <sub>w(clock)</sub>	Width of clock pulse	clock high	30			ns	
		clock low	10				
t <sub>w(clear)</sub>	Width of clear pluse	clear low	20			ns	
t <sub>su</sub>	Set up time	Data select	10 ↑			ns	
		High level data*	20 ↑				
		Low level data*	20 ↑				
		clear inactive state	20 ↑				
t <sub>h</sub>	Hold time	Data select	10 ↑			ns	
		Data*	0 ↑				
T <sub>A</sub>	Operating free-air temperature		54	-55	125		°C
			74	0	70		

\* Data includes the two serial inputs and the eight input/output data lines.  $\uparrow$  The arrow indicates that the rising edge of the clock pulse is used for reference.

**Electrical Characteristics** over recommended operating free air temperature (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage			54	0.7		V	
				74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA		−1.5		V	
V <sub>OH</sub>	High-level Output voltage	Q <sub>A</sub> ~Q <sub>H</sub>	V <sub>CC</sub> =Min V <sub>IL</sub> =Max I <sub>OH</sub> =Max V <sub>IH</sub> =Min	54	2.4	3.2	V	
				74	2.4	3.1		
		O <sub>H</sub> '		54	2.5	3.4		
				74	2.7	3.4		
V <sub>OL</sub>	Low-level Output voltage	Q <sub>A</sub> ~Q <sub>H</sub>	V <sub>CC</sub> =Min V <sub>IH</sub> =Min	I <sub>OL</sub> =12mA	54,74	0.25	0.4	V
				I <sub>OL</sub> =24mA	74	0.35	0.5	
		Q <sub>H</sub> '	V <sub>IL</sub> =Max	I <sub>OL</sub> =4mA	54,74	0.25	0.4	
				I <sub>OL</sub> =8mA	74	0.35	0.5	
I <sub>OZH</sub>	Off-state output current high-level voltage applied	Q <sub>A</sub> ~Q <sub>H</sub>	V <sub>CC</sub> =Max, V <sub>O</sub> =2.7V V <sub>IH</sub> =Min,		40		μA	
I <sub>OZL</sub>	Off-state output current low-level voltage applied	Q <sub>A</sub> ~Q <sub>H</sub>	V <sub>CC</sub> =Max, V <sub>O</sub> =0.4V V <sub>IH</sub> =Min,		−400		μA	
I <sub>I</sub>	Input current at maximum input voltage	A~H	V <sub>CC</sub> =Max	V <sub>I</sub> =5.5V	0.1		mA	
		Data Select		V <sub>I</sub> =7V	0.2			
		Sign extend		V <sub>I</sub> =7V	0.3			
		Any other		V <sub>I</sub> =7V	0.1			
I <sub>IH</sub>	High-level input current	A~H, DS	V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V		40		μA	
		Sign extend			60			
		Any other			20			
I <sub>IL</sub>	Low-level input current	Data select	V <sub>CC</sub> =Max V <sub>I</sub> =0.4V		−0.8		mA	
		Sign extend			−1.2			
		Any other			−0.4			
I <sub>OS</sub>	Short-circuit output current	Q <sub>A</sub> ~Q <sub>H</sub>	V <sub>CC</sub> =Max (Note 2)		−30	−130	mA	
		Q <sub>H</sub> '			−20	−100		
I <sub>CC</sub>	Supply current		V <sub>CC</sub> =Max		35	60	mA	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			See Note 1	20	35		MHz
t <sub>PLH</sub>	Clock	Q <sub>H</sub> '	C <sub>L</sub> =15pF , R <sub>L</sub> =2KΩ	22	33	ns	
t <sub>PHL</sub>				26	35		
t <sub>PHL</sub>	Clear	Q <sub>H</sub> '		27	35	ns	
t <sub>PLH</sub>	Clock	Q <sub>A</sub> thru Q <sub>H</sub>		C <sub>L</sub> =45pF, R <sub>L</sub> =665Ω	16	25	ns
t <sub>PHL</sub>			22		33		
t <sub>PHL</sub>	Clear	Q <sub>A</sub> thru Q <sub>H</sub>	22		35	ns	
t <sub>PZH</sub>	Output enable	Q <sub>A</sub> thru Q <sub>H</sub>	15		35	ns	
t <sub>PZL</sub>			15		35		
t <sub>PHZ</sub>	Output disable	Q <sub>A</sub> thru Q <sub>H</sub>	C <sub>L</sub> =5pF, R <sub>L</sub> =665Ω,	15	25	ns	
t <sub>PLZ</sub>				15	25		

Note 1: For testing  $f_{max}$ , all outputs are loaded simultaneously, each with  $C_L$  and  $R_L$  as specified for the propagation times.

Function Block Diagram



# GD54/74LS365A

## HEX-BUS DRIVERS; 3-STATE OUTPUTS, NON-INVERTED DATA OUTPUTS

### Feature

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Choice of True or Inverting Outputs


### Description

These hex buffers and line drivers are designed specifically to improve both the performance and density of three state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The desingers has a choice of selected combinations of inverting and noninverting outputs, symmetrical  $\bar{G}$  (active-low control) inputs

### Function Table


$\bar{G}1$	$\bar{G}2$	A	Y
L	L	L	L
L	L	H	L
H	X	X	Z
X	H	X	Z

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Circuit Schematics (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 7V
- Voltage applied to a disabled 3-state output ..... 5.5V
- Operating free-air temperature range 54LS ..... -55°C to 125°C
- 74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-1	mA
		74			-2.6	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage			54			0.7	V
				74			0.8	
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{Min}$ , $I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage		$V_{CC} = \text{Min}$ , $I_{OH} = \text{Max}$	54	2.4	3.3		V
				74	2.4	3.1		
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{Min}$ , $V_{IL} = \text{Max}$ , $V_{IH} = \text{Min}$	$I_{OL} = 12\text{mA}$	54 74	0.25	0.4	V
				$I_{OL} = 24\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{Max}$ , $V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current		$V_{CC} = \text{Max}$ , $V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current	A inputs	$V_{CC} = \text{Max}$ $V_I = 0.5\text{V}$ Either $\bar{G}$ inputs at 2V				-20	$\mu\text{A}$
			$V_{CC} = \text{Max}$ $V_I = 0.4\text{V}$ Both $\bar{G}$ inputs at 0.4V				-0.4	mA
		$\bar{G}$ inputs	$V_{CC} = \text{Max}$ $V_I = 0.4\text{V}$				-0.4	mA
$I_{OZH}$	Off-state output current high-level voltage applied		$V_{CC} = \text{Max}$ , $V_O = 2.4\text{V}$ $V_{IH} = \text{Min}$ , $V_{IL} = \text{Max}$				20	$\mu\text{A}$
$I_{OZL}$	Off-state output current low-level voltage applied		$V_{CC} = \text{Max}$ , $V_O = 0.4\text{V}$ $V_{IH} = \text{Min}$ , $V_{IL} = \text{Max}$				-20	$\mu\text{A}$
$I_{OS}$	Short-circuit output current		$V_{CC} = \text{Max}$ (Note 2)		-40		-225	mA
$I_{CC}$	Supply current		$V_{CC} = \text{Max}$ (Note 3)			14	24	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.



**Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 45pF$ , $R_L = 667\Omega$	10	16		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		9	22		ns
$t_{PZL}$	Output enable time to low level		19	35		ns
$t_{PZH}$	Output enable time to high level		24	40		ns
$t_{PLZ}$	Output disable time from low level	$C_L = 5pF$ , $R_L = 667\Omega$			30	ns
$t_{PHZ}$	Output disable time from high level				35	ns

\*  $t_{PLH}$  = propagation delay time, low-to-high-level output.

\*  $t_{PHL}$  = propagation delay time, high-to-low-level output.

# For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS366A

## HEX 3-STATE INVERTING BUFFERS

### Description


This device contains six independent gates each of which performs an inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

### Features

$$Y = \bar{A}$$


INPUT		OUTPUT	
$\bar{G}1$	$\bar{G}2$	A	Y
H	X	X	Z
X	H	X	Z
L	L	L	H
L	L	H	L

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Circuit Schematic (each buffer)



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Off-state output voltage ..... 5.5V
- Operating free-air temperature range 54LS ..... -55°C to 125°C  
 74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-1	mA
		74			-2.6	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage			54	0.7			V
				74	0.8			
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{Min}$ , $I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage		$V_{CC} = \text{Min}$ , $V_{IL} = \text{Max}$ $I_{OH} = \text{Max}$ , $V_{IH} = \text{Min}$	54	2.4	3.4		V
				74	2.4	3.1		
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 12\text{mA}$	54, 74	0.25	0.4	V
				$I_{OL} = 24\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{Max}$ , $V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current		$V_{CC} = \text{Max}$ , $V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current	A inputs	$V_{CC} = \text{Max}$ , $V_I = 0.5\text{V}$ Either $\overline{G}$ inputs at 2V				-20	$\mu\text{A}$
			$V_{CC} = \text{Max}$ , $V_I = 0.4\text{V}$ Both $\overline{G}$ inputs at 0.4V				-0.4	mA
		$\overline{G}$ inputs	$V_{CC} = \text{Max}$ , $V_I = 0.4\text{V}$				-0.4	mA
$I_{OZH}$	Off-state output current high-level voltage applied		$V_{CC} = \text{Max}$ , $V_O = 2.4\text{V}$ $V_{IH} = \text{Min}$ , $V_{IL} = \text{Max}$				20	$\mu\text{A}$
$I_{OZL}$	Off-state output current low-level voltage applied		$V_{CC} = \text{Max}$ , $V_O = 0.4\text{V}$ $V_{IH} = \text{Min}$ , $V_{IL} = \text{Max}$				-20	$\mu\text{A}$
$I_{OS}$	Short-circuit output current		$V_{CC} = \text{Max}$ (Note 2)		-40		-225	mA
$I_{CC}$	Supply current		$V_{CC} = \text{Max}$ (Note 3)		12		21	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time low-to-high-level output	$C_L = 45pF$ , $R_L = 667\Omega$		7	15	ns
$t_{PHL}$	Propagation delay time high-to-low-level output			12	18	ns
$t_{PZH}$	Output enable time to high level			18	35	ns
$t_{PZL}$	Output enable time to low level			28	45	ns
$t_{PHZ}$	Output disable time from high level	$C_L = 5pF$ , $R_L = 667\Omega$			32	ns
$t_{PLZ}$	Output disable time from low level				35	ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS367A

## HEX BUS DRIVERS WITH 3-STATE OUTPUTS

### Feature

- 3-State Outputs Drive Bus Line or Buffer Memory Address Registers
- Choice of True or Inverting Outputs


### Description

These hex buffers and line drivers are designed specifically to improve both the performance and density of three state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The designers has a choice of selected combinations of inverting and noninverting outputs, symmetrical  $\overline{G}$  (active-low control) inputs.

### Function Table


A	$\overline{G}$	Y
L	L	L
H	L	H
X	H	Z

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Schematic



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Voltage applied to a disabled 3-state output ..... 5.5V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

### Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-1	mA
		74			-2.6	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

### Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage			54			0.7	V
				74			0.8	
$V_{IK}$	Input clamp voltage		$V_{CC}=\text{Min}$ , $I_I=-18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage		$V_{CC}=\text{Min}$ , $I_{OH}=\text{Max}$ , $V_{IL}=\text{Max}$ , $V_{IH}=\text{Min}$	54	2.4	3.4		V
				74	2.4	3.1		
$V_{OL}$	Low-level output voltage		$V_{CC}=\text{Min}$ , $V_{IL}=\text{Max}$ , $V_{IH}=\text{Min}$	$I_{OL}=12\text{mA}$	54, 74	0.25	0.4	V
				$I_{OL}=24\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage		$V_{CC}=\text{Max}$ , $V_I=7\text{V}$				0.1	mA
$I_{IH}$	High-level input current		$V_{CC}=\text{Max}$ , $V_I=2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current	A inputs	$V_{CC}=\text{Max}$ $V_I=0.5\text{V}$ Either $\bar{G}$ inputs at 2V				-20	$\mu\text{A}$
			$V_{CC}=\text{Max}$ $V_I=0.4\text{V}$ Both $\bar{G}$ inputs at 0.4V				-0.4	mA
		$\bar{G}$ inputs	$V_{CC}=\text{Max}$ $V_I=0.4\text{V}$				-0.4	mA
$I_{OZH}$	Off-state output current high-level voltage applied		$V_{CC}=\text{Max}$ , $V_O=2.4\text{V}$ $V_{IH}=\text{Min}$ , $V_{IL}=\text{Max}$				20	$\mu\text{A}$
$I_{OZL}$	Off-state output current low-level voltage applied		$V_{CC}=\text{Max}$ , $V_O=0.4\text{V}$ $V_{IH}=\text{Min}$ , $V_{IL}=\text{Max}$				-20	$\mu\text{A}$
$I_{OS}$	Short-circuit output current		$V_{CC}=\text{Max}$ (Note 2)		-40		-225	mA
$I_{CC}$	Supply current		$V_{CC}=\text{Max}$ (Note 3)			14	24	mA

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .  
 Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.  
 Note 3:  $I_{CC}$  is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.



**Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 45pF$ , $R_L = 667\Omega$	10	16		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		9	22		ns
$t_{PZL}$	Output enable time to low level		24	40		ns
$t_{PZH}$	Output enable time to high level		19	35		ns
$t_{PLZ}$	Output disable time from low level	$C_L = 5pF$ , $R_L = 667\Omega$		35		ns
$t_{PHZ}$	Output disable time from high level			30		ns

# For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS368A

## HEX TRI-STATE INVERTING BUFFERS


### Description

This device contains six independent gates each of which performs an inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus lines. Thus the output will act neither as a significant load nor as a driver. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

### Function Table


Input		Output
A	$\bar{G}$	Y
L	L	H
H	L	L
X	H	Z

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Circuit Schematics (each buffer)



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS ..... -55°C to 125°C
- 74LS ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-1	mA
		74			-2.6	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT	
V <sub>IH</sub>	High-level input voltage				2			V	
V <sub>IL</sub>	Low-level input voltage				54	0.7		V	
					74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.5	V	
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IL</sub> =Max I <sub>OH</sub> =Max, V <sub>IH</sub> =Min		54	2.5	3.4	V	
					74	2.7	3.1		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min V <sub>IL</sub> =Max V <sub>IH</sub> =Min	I <sub>OL</sub> =12mA	54, 74	0.25		0.4	V
				I <sub>OL</sub> =24mA	74	0.35		0.5	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V				0.1	mA	
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				20	μA	
I <sub>IL</sub>	Low-level input current	A inputs	V <sub>CC</sub> =Max V <sub>I</sub> =0.5V Either $\bar{G}$ inputs at 2V				−20	μA	
			V <sub>CC</sub> =Max V <sub>I</sub> =0.4V Both $\bar{G}$ inputs at 0.4V				−0.4	mA	
		$\bar{G}$ inputs	V <sub>CC</sub> =Max V <sub>I</sub> =0.4V					−0.4	mA
I <sub>OZH</sub>	Off-state output current high-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =2.4V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max				20	μA	
I <sub>OZL</sub>	Off-state output current low-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =0.4V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max				−20	μA	
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−40		−225	mA	
I <sub>CC</sub>	Supply current		V <sub>CC</sub> =Max (Note 3)		12		21	mA	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.

Switching Characteristics, V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

SYMBOL	PARAETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	C <sub>L</sub> = 45pF, R <sub>L</sub> = 667Ω	7	15		ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		12	18		ns
t <sub>PZH</sub>	Output enable time to high level		18	35		ns
t <sub>PZL</sub>	Output enable time to low level		28	45		ns
t <sub>PHZ</sub>	Output disable time from high level	C <sub>L</sub> = 5pF, R <sub>L</sub> = 667Ω		32		ns
t <sub>PLZ</sub>	Output disable time from low level			35		ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54LS373/GD74LS373

## OCTAL D-TYPE LATCHES; 3-STATE

### OUTPUTS COMMON OUTPUT CONTROL COMMON ENABLE

#### Feautre

- 8 Latches in a Single Package
- 3-State Bus-Driving Outputs
- Full Paralle-Access for Loading
- Buffered Control Inputs
- Clock/Enable input Has Hysteresis to Improve Noise Rejection
- P-N-P Inputs Reduce D-C Loading on Data Lines

#### Description


These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the LS373 are transparent D-type latches. While the enable (G) is high the Q outputs will follow the data (D) inputs, when the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

#### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package


Suffix-J : Ceramic Dual In Line Package

#### Function Table (Each Latch)


INPUTS			OUTPUT Q
OC	ENABLE G	D	
L	H	H	H
L	H	L	L
L	L	X	$Q_o$
H	X	X	Z

#### Schematic of Inputs and Outputs


EQUIVALENT OF DATA INPUTS



EQUIVALENT OF ENABLE AND OUTPUT CONTROL INPUTS



TYPICAL OF ALL OUTPUTS



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Off-state output voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-1	mA
		74			-2.6	
$t_w$	Width of clock/enable pulse	High	15			ns
		Low	15			
$t_{su}$	Data setup time		5↓			ns
$t_h$	Data hold time		20↓			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}$ , $I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}$ $I_{OH} = \text{Max}$	$V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	54	2.4	3.4	V
				74	2.4	3.1	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 12\text{mA}$	54, 74	0.25	0.4	V
			$I_{OL} = 24\text{mA}$	74	0.35	0.5	
$I_{OZH}$	Off-state output current high-level voltage applied	$V_{CC} = \text{Max}$ , $V_O = 2.7\text{V}$ $V_{IH} = \text{Min}$ , $V_{IL} = \text{Max}$				20	$\mu\text{A}$
$I_{OZL}$	Off-state output current low-level voltage applied	$V_{CC} = \text{Max}$ , $V_O = 0.4\text{V}$ $V_{IH} = \text{Min}$ , $V_{IL} = \text{Max}$				-20	$\mu\text{A}$
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ , $V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ , $V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ , $V_I = 0.4\text{V}$				-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-30		-130	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)				24 40	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.




Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Data	Any Q	C <sub>L</sub> = 45pF, R <sub>L</sub> = 667Ω  See Note 1	12	18	ns	
t <sub>PHL</sub>				12	18		
t <sub>PLH</sub>	Clock or enable	Any Q		20	30	ns	
t <sub>PHL</sub>				18	30		
t <sub>PZH</sub>	Output control	Any Q	15	28	ns		
t <sub>PZL</sub>			25	36			
t <sub>PHZ</sub>	Output control	Any Q	C <sub>L</sub> = 5pF, R <sub>L</sub> = 667Ω	12	20	ns	
t <sub>PLZ</sub>			15	25			

\* $f_{max}$  = maximum clock frequency; tested with all outputs loaded.  
 $t_{PLH}$  = propagation delay time, low-to-high-level output.  
 $t_{PHL}$  = propagation delay time, high-to-low-level output.  
 $t_{PZH}$  = output enable time to high level.  
 $t_{PZL}$  = output enable time to low level.  
 $t_{PHZ}$  = output disable time from high level.  
 $t_{PLZ}$  = output disable time from low level.  
 Note 1: Maximum clock frequency is tested with all outputs loaded.  
 #For load circuit and voltage waveforms, see page 3-11.

Function Block Diagram



# GD54/74LS374

## OCTAL D TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

### Feature

- D-Type-Flips in a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Clock/Enable Input Has Hysteresis to Improve Noise Rejection

### Description


These 8-bit flip-flops feature three-state outputs designed specifically for driving high capacitive or relatively low-impedance loads. This is particularly suitable for implementing buffer registers, I/O port, bidirectional bus drivers, and working registers.

The eight flip-flops of the LS374 are edge-triggered D-type flip-flops. On the positive transition of the clock the Q outputs will be set to the logic levels that were set up at the D inputs.

A buffered output-control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull up components.

The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table


OUTPUT CONTROL	CLOCK (CK)	D	OUTPUT Q
L	↑	H	H
L	↑	L	L
L	L	X	$Q_o$
H	X	X	Z

### Schematic of Inputs and Outputs


EQUIVALENT OF CLOCKS AND OUTPUT CONTROL INPUTS



EQUIVALENT OF DATA INPUTS



TYPICAL OF ALL OUTPUTS



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Off-state output voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-1	mA
		74			-2.6	
$t_w$	Width of clock/enable pulse	High	15			ns
		Low	25			
$t_{su}$	Data setup time		20 $\uparrow$			ns
$t_h$	Data hold time		0 $\uparrow$			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT	
V <sub>IH</sub>	High-level input voltage			2			V	
V <sub>IL</sub>	Low-level input voltage			54	0.7		V	
				74	0.8			
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA			−1.5		V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =Min	V <sub>IL</sub> =Max	54	2.4	3.4	V	
		I <sub>OH</sub> =Max	V <sub>IH</sub> =Min	74	2.4	3.1		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =Min	I <sub>OL</sub> =12mA	54,74	0.25	0.4	V	
		V <sub>IL</sub> =Max V <sub>IH</sub> =Min	I <sub>OL</sub> =24mA	74	0.35	0.5		
I <sub>OZH</sub>	Off-state output current high-level voltage applied	V <sub>CC</sub> =Max, V <sub>O</sub> =2.7V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max				20	μA	
I <sub>OZL</sub>	Off-state output current low-level voltage applied	V <sub>CC</sub> =Max, V <sub>O</sub> =0.4V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max				−20	μA	
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> =Max, V <sub>I</sub> =7V				0.1	mA	
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				20	μA	
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V				−0.4	mA	
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> =Max (Note 2)				−30	−130	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> =Max (Output control at 4.5V)				27	40	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> =45pF, R <sub>L</sub> =667Ω  See Note 1	25	35		MHz
t <sub>PLH</sub>	Clock or enable	Any Q		15	28		ns
t <sub>PHL</sub>				19	28		
t <sub>PZH</sub>	Output control	Any Q		20	28		ns
t <sub>PZL</sub>				21	28		
t <sub>PHZ</sub>	Output control	Any Q		12	20		ns
t <sub>PLZ</sub>				14	25		

\* $f_{max}$ =maximum clock frequency; tested with all outputs loaded.

$t_{PLH}$ =propagation delay time, low-to-high-level output.

$t_{PHL}$ =propagation delay time, high-to-low-level output.

$t_{PZH}$ =output enable time to high level.

$t_{PZL}$ =output enable time to low level.

$t_{PHZ}$ =output disable time from high level.


$t_{PLZ}$ =output disable time from low level.

Note 1: Maximum clock frequency is tested with all outputs loaded.

#For load circuit and voltage waveforms, see page 3-11.

## Application Example

### 8-BIT SHIFT REGISTER



# GD54/74LS377

## OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP FLOP WITH ENABLE

### Features


- Eight-bit, high speed parallel registers
- Positive, edge-triggered, D-type flip-flops
- Buffered common clock and buffered common clock enable

### Description

This device contains 8 edge-triggered D-type flip-flop circuits and it is provided with clock input and enable input  $\bar{G}$  common to all 8 circuits. When CK changes in each flip-flop from low to high, the data input signal D immediately before the change appears in output Q.

When  $\bar{G}$  is set high, the output status does not change irrespective of the status of the other input signals. Malfunctioning does not result even if  $\bar{G}$  is set from high to low or from low to high.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Table (Note 1)

$\bar{G}$	CK	D	Q
H	X	X	$Q^0$
L	↑	H	H
L	↑	L	L
X	L	X	$Q^0$

Note 1 ↑ : Transition for low to high (positive edge trigger)  
 $Q^0$  : Level of Q before the indicated steady-state input conditions were established.  
 X : Irrelevant

### Function Block Diagram



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$f_{\text{clock}}$	Clock frequency		0		30	MHz
$t_w$	Width of clock or clear pulse		20			ns
$t_{su}$	Set up time	Data input	20 $\uparrow$			ns
		Enable active-state	25 $\uparrow$			
		Enable inactive-state	10 $\uparrow$			
$t_h$	Hold time	Data and Enable	5 $\uparrow$			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}$ , $I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}$ , $V_{IL} = \text{Max}$ $I_{OH} = \text{Max}$ , $V_{IH} = \text{Min}$	54	2.5	3.5		V
			74	2.7	3.5		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54, 74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ , $V_I = 7\text{V}$				0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ , $V_I = 2.7\text{V}$				20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ , $V_I = 0.4\text{V}$				-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)			17	28	mA

Note 1: All typical Values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Note 3: With all outputs open and ground applied to all data and enable inputs,  $I_{CC}$  is measured after a momentary ground, then 4.5V, is applied to clock.



Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

SYMBOL	PARAETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ , $R_L = 2k\Omega$	30	40		MHz
$t_{PHL}$	Propagation delay time, high-to-low-level outputs from clock			18	27	ns
$t_{PLH}$	Propagation delay time, low-to-high-level outputs from clock			17	27	ns

#For load circuit and voltage waveforms, see page 3-11.

# GD54/74LS390


## DUAL 4-BIT DECADE AND BINARY COUNTERS

### Features

- Dual Versions of the Popular 'LS90
- 'LS390... Individual Clocks for A and B Flip-Flops Provide Dual  $\div 2 \div 5$  and Counters
- Direct Clear for Each 4-Bit Counter
- Dual 4-Bit Version Can Significantly Improve System Densities by Reducing Counter Package Count by 50%
- Typical Maximum Count Frequency...35MHz
- Buffered Output Reduce Possibility of Collector Commutation

### Description

Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single package. The 'LS390 incorporates dual divide-by-two and divide-by-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit



can be used to provide symmetry (a square wave) at the final output stage. The 'LS390 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

### Function Table


**BCD COUNT SEQUENCE  
(EACH COUNTER)  
(See Note A)**

Count	Output			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

**BI-QUINARY (5-2)  
(EACH COUNTER)  
(See Note B)**

Count	Output			
	Q <sub>A</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	H
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

Note A: Output Q<sub>A</sub> is connected to input B for BCD count  
 B: Output Q<sub>D</sub> is connected to input A for bi-quinary count  
 C: H=high level. L=low level



• Supply voltage, $V_{CC}$ .....	7V
• Input voltage Clear .....	7V
A or B .....	5.5V
• Operating free-air temperature range 54LS .....	-55°C to 125°C
74LS .....	0°C to 70°C
• Storage temperature range .....	-65°C to 150°C

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-400	$\mu A$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$f_{clock}$	Clock frequency	A to $Q_A$	0		25	MHz
		B to $Q_B$	0		12.5	
$t_W$	Pulse Width	A	20			ns
		B	40			
		Clear High	20			
$t_{SU}$	Clear inactive-state set up time		25↓			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}$ , $I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $I_{OH} = \text{Max}$ $V_{IH} = \text{Min}$	54	2.4	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54,74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ $V_I = 7\text{V}$	Clear			0.1	mA
			A			0.2	
			B			0.4	
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ $V_I = 2.7\text{V}$	Clear			20	$\mu A$
			A			100	
			B			200	
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ $V_I = 0.4\text{V}$	Clear			-0.4	mA
			A			-1.6	
			B			-2.4	
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)			15	26	mA

Note 1: All typical values are at  $V_{CC} = V$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  measured with all outputs open, both CLEAR inputs grounded following momentary connection to 4.5 and all other inputs grounded.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

PARAMETER	TEST (INPUT)	TO (OUTPUT)	CONDITION#	MIN	TYP	MAX	UNIT
f <sub>max</sub>	A	Q <sub>A</sub>	C <sub>L</sub> =15pF, R <sub>L</sub> =2kΩ	25	35		MHz
	B	Q <sub>B</sub>		20	30		
t <sub>PLH</sub>	A	Q <sub>A</sub>	See Fig. 1		12	20	ns
t <sub>PHL</sub>					13	20	
t <sub>PLH</sub>	A	Q <sub>C</sub>			37	60	ns
t <sub>PHL</sub>					39	60	
t <sub>PLH</sub>	B	Q <sub>B</sub>			13	21	ns
t <sub>PHL</sub>					14	21	
t <sub>PLH</sub>	B	Q <sub>C</sub>			24	39	ns
t <sub>PHL</sub>					26	39	
t <sub>PLH</sub>	B	Q <sub>D</sub>			13	21	ns
t <sub>PHL</sub>					14	21	
t <sub>PHL</sub>	Clear	Any			24	39	ns

#For load circuit and voltage waveforms, see page 3-11.

PARAMETER MEASUREMENT INFORMATION




Fig 1 Voltage Waveforms

# GD54/74LS393


## DUAL 4-BIT BINARY COUNTERS

### Feature

- Dual 4-Bit Binary Counter with Individual Clocks
- All Have Direct Clear for Each 4-Bit Counter
- Dual 4-Bit Versions Can Significantly Improve System Densities by Reducing Counter Package Count by 50%
- Typical Maximum Count Frequency ... 35 MHz

### Description


Each of this monolithic circuit contains eight master slave flip-flops and additional gating to implement two individual four-bit counters in a single package. It comprises two independent four-bit binary counters each having a clear and a clock input. N-bit binary counters can be implemented with each package providing the capability of divide by 256. It has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.




### Count Sequence (Each Counter)

COUNT	OUTPUT			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

### Schematics of Inputs and Outputs



### Function Block Diagram





## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Clear input voltage ..... 7V
- Any A or B clock input voltage ..... 5.5V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- 74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current		54, 74		-400	$\mu\text{A}$
$I_{OL}$	Low-level output current	54			4	mA
		74			8	
$f_{\text{COUNT}}$	Count frequency	A input	0		25	MHz
$t_w$	Pulse width	A input high or low	20			ns
		Clear high	20			
$t_{\text{SU}}$	Clear inactive-state setup time		25↓			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

↓ The arrow indicates the falling edge of the clock pulse is used for reference.

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	Typ (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54	0.7			V
			74	0.8			
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}$ , $I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}$ $I_{OH} = \text{Max}$	54	2.5	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54, 74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ $V_I = 7\text{V}$	CLEAR			0.1	mA
			INPUT A			0.2	
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ $V_I = 2.7\text{V}$	CLEAR			20	$\mu\text{A}$
			INPUT A			100	
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ $V_I = 0.4\text{V}$	CLEAR			-0.4	mA
			- INPUT A			-1.6	
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)		15		26	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs open, both clear inputs grounded following momentary connection to 4.5V, and all other inputs grounded.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
f <sub>max</sub>	A	Q <sub>A</sub>	C <sub>L</sub> =15pF, R <sub>L</sub> =2kΩ See Fig. 1	25	35		MHz
t <sub>PLH</sub>	A	Q <sub>A</sub>			12	20	ns
t <sub>PHL</sub>					13	20	
t <sub>PLH</sub>	A	Q <sub>D</sub>			40	60	ns
t <sub>PHL</sub>					40	60	
t <sub>PHL</sub>	Clear	Any			24	39	ns

#For load circuit and voltage waveforms, see page 3-11.

\* $f_{max}$ =maximum count frequency $t_{PLH}$ =propagation delay time low-to-high-level output $t_{PHL}$ =propagation delay time high-to-low-level output

## Parameter Measurement Information


Note A: Input pulses are supplied by a generator having the following characteristic  $t_r \leq 15ns$ ,  $t_f \leq 6ns$ ,  $PRR \leq 1$  MHz, duty cycle=50%,  $Z_{out} \approx 50$  ohms.

Figure 1 Voltage Waveforms.

# GD54/74LS395A

## 4-BIT UNIVERSAL SHIFT REGISTERS; 3 STATE OUTPUT

### Feature


- Three-State, 4 Bit, Cascadable, Parallel-In, Parallel-Out Registers
- Low Power Dissipation ... 75mW Typical (Enable)
- Applications: N-Bit Serial-to-Parallel Converter  
N-Bit Parallel-to-Serial Converter  
N-Bit Storage Register

### Description

This 4-bit register features parallel inputs, parallel outputs, cascadable output, and clock, serial load/shift, output control, and direct overriding clear inputs.

Shifting is accomplished when the load/shift control is low. Parallel loading is accomplished by applying the four bits of data and taking the load/shift control input high. The data are loaded into the associated flip-flops and appear at the outputs after the high-to-low transition of the clock input. During parallel loading, the entry of serial data is inhibited.

When the output control is low, the normal logic levels of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently of the level of the clock by a high logic



level at the output control input. The outputs then present a high impedance and neither load nor drive the bus line; however, sequential operation of the registers is not affected. During the high-impedance mode, the output at  $Q_D$  is still available for cascading.

### Function Table

INPUT					3-STATE OUTPUTS				CASCADE OUTPUT $Q_D$
CLEAR	LOAD/SHIFT CONTROL	CLOCK	SERIAL	PARALLEL	$Q_A$	$Q_B$	$Q_C$	$Q_D$	
				A B C D					
L	X	X	X	X X X X	L	L	L	L	L
H	H	H	X	X X X X	$Q_{AO}$	$Q_{BO}$	$Q_{CO}$	$Q_{DO}$	$Q_{DO}$
H	H	↓	X	a b c d	a	b	c	d	d
H	L	H	X	X X X X	$Q_{AO}$	$Q_{BO}$	$Q_{CO}$	$Q_{DO}$	$Q_{DO}$
H	L	↓	H	X X X X	H	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$	$Q_{Cn}$
H	L	↓	L	X X X X	L	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$	$Q_{Cn}$

When the output control is high, the 3-state outputs are disabled to the high-impedance state; however, sequential operation of the registers and the output at  $Q_D$  are not affected.

### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		GD54LS395A			GD74LS395A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
I <sub>OH</sub>	High-level output current	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	−1			−2.6			mA
		Q' <sub>D</sub>	−0.4			−0.4			
I <sub>OL</sub>	Low-level output current	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	12			24			mA
		Q' <sub>D</sub>	4			8			
f <sub>clock</sub>	Clock frequency		0		30	0		30	MHz
t <sub>w(clock)</sub>	Width of clock pulse		16			16			ns
t <sub>su</sub>	Set up time, high-level or low-level data	Load/shift input	40			40			ns
		All other inputs	20			20			
t <sub>h</sub>	Hold time, high-level or low-level data		10			10			ns
T <sub>A</sub>	Operating free-air temperature		−55		125	0		70	°C

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
						(Note 1)			
V <sub>IH</sub>	High-level input voltage					2			V
V <sub>IL</sub>	Low-level input voltage							0.8	V
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =4.75V, I <sub>I</sub> =−18mA					−1.5	V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =4.75V, V <sub>IH</sub> =2V V <sub>IL</sub> =0.8V, I <sub>OH</sub> =MAX	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	2.4	3.4		V	
				Q <sub>D</sub> '	2.7	3.4			
V <sub>OL</sub>	Low-level output voltage	54,74	V <sub>CC</sub> =4.75V V <sub>IL</sub> =0.8V V <sub>IH</sub> =2V	Q <sub>A</sub> , Q <sub>B</sub>	I <sub>OL</sub> =12mA	0.25	0.4	V	
		74		Q <sub>C</sub> , Q <sub>D</sub>	I <sub>OL</sub> =24mA	0.35	0.5		
		54,74		Q <sub>D</sub>	I <sub>OL</sub> =4mA	0.25	0.4		
		74			I <sub>OL</sub> =8mA	0.35	0.5		
I <sub>OZH</sub>	Off-state output current high-level voltage applied		V <sub>CC</sub> =Max, V <sub>IH</sub> =2V V <sub>O</sub> =2.7V		Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>		20	μA	
I <sub>OZL</sub>	Off-state output current low-level voltage applied		V <sub>CC</sub> =Max, V <sub>IH</sub> =2V V <sub>O</sub> =0.4V		Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>		−20	μA	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V					0.1	mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V					20	μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V					−0.4	mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	−30	−130	mA		
				Q <sub>D</sub> '	−20	−100			
I <sub>CC</sub>	Supply current		V <sub>CC</sub> =Max (Note 3)	Condition A	22	34	mA		
				Condition B	21	31			

Note 1: All typical values are at  $V_{CC}=5V, T_A=25^\circ C$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Note 3:  $I_{CC}$  is measured with the outputs open, the serial input and mode control at 4.5V, and the data inputs grounded under the conditions:

A. Output control at 4.5V and a momentary 3V, then ground, applied to clock input.


B. Output control and clock input grounded.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency	$Q_A, Q_B, Q_C, Q_D$ outputs ; $R_L = 667\Omega$ , $C_L = 45pF$ $Q_D'$ output ; $R_L = 2k\Omega$ , $C_L = 15pF$	30	45		MHz
$t_{PHL}$	Propagation delay time, high-to-low-level outptu from clear			22	35	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output			15	30	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			20	30	ns
$t_{PZH}$	Output enable time to high level			15	25	ns
$t_{PZL}$	Output enable time to low level			17	25	ns
$t_{PHZ}$	Output disable time from high level	$C_L = 5pF$		11	17	ns
$t_{PLZ}$	Outpput disable time from low level			12	20	ns


#For load circuit and voltage waveforms, see page 3-11.

Function Block Diagram




Sechmatics of Inputs and Outputs

EQUIVALENT OF SERIAL AND DATA INPUTS




Serial:  $R_{eq} = 30k\Omega$  NOM  
A.B.C.D:  $R_{eq} = 20k\Omega$  NOM


EQUIVALENT OF OTHER INPUTS



TYPICAL OF  $Q_A, Q_B, Q_C, Q_D$  OUTPUTS



TYPICAL OF  $Q_D'$  OUTPUTS



# GD54/74LS541

## OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUT(NONINVERTED)

### Features

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Hysteresis at Inputs Improves Noise Margins
- Data Flow-thru Pinout (All Inputs on Opposite Side from Outputs)
- High Fan Out ( $I_{OL}=24\text{mA}$ )
- Typical Power Dissipation (120mW)

### Description


The GD54/74LS541 is a semiconductor integrated circuit containing 1 buffer block with 3-state non-inverted outputs and is provided with output control inputs which are common to 8 circuits and which are independent.

When  $\overline{OC}_1$  or  $\overline{OC}_2$  is low, low appears in output Y if input A is low, and high appears in Y if A is high.

All outputs are set to the high-impedance state when  $\overline{OC}_1$  and  $\overline{OC}_2$  are in any other state.

The input and output pins are arranged for facilitated board layout (data flow-thru pin out).

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table (Note 1)

A	$\overline{OC}_1$	$\overline{OC}_2$	Y
L	L	L	L
H	L	L	H
X	L	H	Z
X	H	L	Z
X	H	H	Z

Note 1 Z : High-impedance  
X : Irrelevant

### Function Block Diagram





## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage Any G ..... 7V  
A or B ..... 5.5V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-12	mA
		74			-15	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

## Switching Characteristics, $V_{CC} = 5\text{V}$ , $T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER	TEST CONDITION #	'LS541			UNIT
			MIN	TYP	MAX	
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 45\text{pF}$ , $R_L = 667\Omega$ ,		9	15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			10	18	ns
$t_{PZL}$	Output enable time to low level			25	38	ns
$t_{PZH}$	Output enable time to high level			20	32	ns
$t_{PLZ}$	Output disable time from low level	$C_L = 5\text{pF}$ , $R_L = 667\Omega$ ,		18	29	ns
$t_{PHZ}$	Output disable time from high level			10	18	ns

# For load circuit and voltage waveforms, see page 3-11

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN		TYP (Note 1)		MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2					V
V <sub>IL</sub>	Low-level input voltage				54			0.7	V	
					74			0.8		
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.5		V	
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IH</sub> =Min V <sub>IL</sub> =Max, I <sub>OH</sub> =−3mA		54, 74	2.4	3.4	V		
			V <sub>CC</sub> =Min, V <sub>IH</sub> =Min V <sub>IL</sub> =0.5V, I <sub>OH</sub> =Max		54, 74	2				
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min V <sub>IL</sub> =Max V <sub>IH</sub> =Min	I <sub>OL</sub> =12mA	54, 74	0.25		0.4	V	
				I <sub>OL</sub> =24mA	74	0.35		0.5		
I <sub>OZH</sub>	Off-state output current high-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =2.7 V <sub>IH</sub> =Min, V <sub>IL</sub> =Max,				20		μA	
I <sub>OZL</sub>	Off-state output current low-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =0.4V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max				−20		μA	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V				0.1		mA	
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				20		μA	
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V				−0.2		mA	
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−40		−225		mA	
I <sub>CC</sub>	Supply Current	Outputs high	V <sub>CC</sub> =5.25V Outputs open		18		32		mA	
		Outputs low			30		52			
		All outputs disabled			32		55			

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

# GD54/74LS590

## 8-BIT BINARY COUNTERS WITH OUTPUT REGISTERS

### Features


- 8-Bit Counter with Register
- Parallel Register Outputs
- Counter has Direct Clear
- 3-State Outputs
- Guaranteed Counter Frequency ....  
DC to 20 MHz

### Description

These devices contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features a direct clear input  $\overline{\text{CCLR}}$  and a count enable input  $\overline{\text{CKEN}}$ . For cascading a ripple carry output  $\overline{\text{RCO}}$  is provided. Expansion is easily accomplished by tying  $\overline{\text{RCO}}$  of the first stage to  $\overline{\text{CKEN}}$  of the second stage, etc.


Both the counter and register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the counter state will always be one count ahead of the register. Internal circuitry prevents clocking from the clock enable.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package


### Schematics of Inputs and Outputs



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Off-state output voltage ..... 5.5V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- 74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Function Block Diagram



## Recommended Operating Conditions

SYMBOL	PARAMETER		GD54LS			GD74LS			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage,		4.5	5	5.5	4.75	5	5.25	V
$I_{OH}$	High-level output current,	RCO	-400			-400			$\mu A$
		Q	-1			-2.6			mA
$I_{OL}$	Low-level output current,	RCO	8			16			mA
		Q	12			24			
$f_{CCK}$	Counter clock frequency,		0		20	0		20	MHz
$t_{W(CCK)}$	Width of counter clock pulse,		25			25			ns
$t_{W(CCLR)}$	Width of counter clear pulse,		20			20			ns
$t_{W(RCK)}$	Width of counter clear pulse,		20			20			ns
$t_{enable}$	Count enable time,	CCKEN $\downarrow$ to CCK $\uparrow$	20			20			ns
$t_{su}$	Clear inactive-state setup time,	CCLR $\uparrow$ to CCK $\uparrow$	20			20			ns
$t_{su}$	Setup time, (see Note 1)	CCK $\uparrow$ to RCK $\uparrow$	40			40			ns
$T_A$	Operating free-air temperature,		-55			125			$^{\circ}C$

NOTE 1: This setup time ensures the register will see stable data from the counter outputs. The clocks may be tied together in which case the register state will be one clock pulse behind the counter.

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS			MIN		TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage					2				V
V <sub>IL</sub>	Low-level input voltage					54		0.7		V
						74		0.8		
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA					−1.5		V
V <sub>OH</sub>	High Level Output Voltage	Q	V <sub>CC</sub> =Min	I <sub>OH</sub> =−1mA	54	2.4	3.2			V
			V <sub>IL</sub> =Max	I <sub>OH</sub> =−2.6mA	74	2.4	3.1			
		RCO	V <sub>IH</sub> =Min	I <sub>OH</sub> =−1mA	54,74	2.4	3.2			
V <sub>OL</sub>	Low Level Output Voltage	Q	V <sub>CC</sub> =Min	I <sub>OL</sub> =12mA	54,74	0.25		0.4		V
			V <sub>IH</sub> =Min,	I <sub>OL</sub> =24mA	74	0.35		0.5		
		RCO	V <sub>IL</sub> =Max	I <sub>OL</sub> =8mA	54,74	0.25		0.4		V
				I <sub>OL</sub> =16mA	74	0.35		0.5		
I <sub>OZH</sub>	Off-state output current high-level voltage applied	Q	V <sub>CC</sub> =Max, V <sub>O</sub> =2.7V. V <sub>IH</sub> =Min, V <sub>IL</sub> =Max					20		μA
I <sub>OZL</sub>	Off-stage output current low-level voltage applied	Q	V <sub>CC</sub> =Max, V <sub>O</sub> =0.4V V <sub>IH</sub> =Min, V <sub>IL</sub> =Max					−20		μA
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =7V					0.1		mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V					20		μA
I <sub>IL</sub>	Low-level input current	CCK	V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V					−0.8		mA
		Others						−0.2		
I <sub>OS</sub>	Short-circuit output current	Q	V <sub>CC</sub> =Max, V <sub>O</sub> =0V			−30		−130		mA
		RCO	(Note)			−20		−100		
I <sub>CC</sub>	Supply current		V <sub>CC</sub> =Max (Note 3)	Outputs high		33		55		mA
				Outputs low		44		65		
				Output at high impedance		46		65		

Note 1: All typical values are at  $V_{CC} = 5\text{V}, T_A = 25^{\circ}C$ .

Note 2: Note more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Note 3: All possible inputs grounded. All inputs open.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS #	LS590			UNIT
				MIN	TYP	MAX	
$f_{max}$	CCK	$\overline{RCO}$	$R_L = 1k\Omega$ , $C_L = 30pF$	20	35		MHz
$t_{PLH}$	CCK $\uparrow$	$\overline{RCO}$			15	22	ns
$t_{PHL}$	CCK $\uparrow$	$\overline{RCO}$			20	30	ns
$t_{PLH}$	$\overline{CCLR}\downarrow$	$\overline{RCO}$			30	45	ns
$t_{PLH}$	RCK $\uparrow$	Q	$R_L = 667\Omega$ , $C_L = 45pF$		12	18	ns
$t_{PHL}$	RCK $\uparrow$	Q			22	33	ns
$t_{PZH}$	$\overline{G}\downarrow$	Q			25	38	ns
$t_{PZL}$	$\overline{G}\downarrow$	Q			30	45	ns
$t_{PHZ}$	$\overline{G}\uparrow$	Q	$R_L = 667\Omega$ , $C_L = 5pF$		20	30	ns
$t_{PLZ}$	$\overline{G}\uparrow$	Q			25	38	ns

# For load circuits and voltage waveforms, see page 3-11.



# GD54/74LS612

## MEMORY MAPPERS WITH 3-STATE MAP OUTPUTS

### Feature

- Expands 4 Address Lines to 12 Address Lines
- Designed for Paged Memory Mapping

### Descriptions



These memory-mapper integrated circuits contain a 4-line to 16-line decoder, a 16-word by 12-bit RAM, 16 channels of 2-line to 1-line multiplexers, and other miscellaneous circuitry on a monolithic chip.

The memory mappers are designed to expand a microprocessor's memory address capability by eight bits. Four bits of the memory address bus (see the figure below) can be used to select one of 16 map registers that contain 12 bits each. These 12 bits are presented to the system memory address bus through the map output buffers along with the unused memory address bits from CPU. However, addressable memory space without reloading the map registers is the same as would be available with the memory mapper left out. The addressable memory space is increased only by periodically reloading the map registers from the data bus.

This configuration lends itself to memory utilization of 16 pages of  $2(n-4)$  registers each without reloading ( $n$  = number of address bits available from CPU).

These devices have four modes of operation (read, write, map, and pass). Data may be read from or loaded into the map register selected by the register select inputs (RS0 thru RS3) under control of  $R/\overline{W}$  whenever chip select ( $\overline{CS}$ ) is low. The data I/O takes place on the data bus D0 thru D7. The map operation will output the contents of the map register selected by the map address inputs (MA0 thru MA3) when  $\overline{CS}$  is high and  $\overline{MM}$  (map mode control) is low. The LS612 output stages are transparent in this mode.

When  $\overline{CS}$  and  $\overline{MM}$  are both high (pass mode), the address bits on MA0 thru MA3 appear at M08-M011, respectively, (assuming appropriate latch control) with low levels in the other bit positions of the map outputs.





## PIN FUNCTION TABLE

PIN	PIN NAME	FUNCTIONAL DESCRIPTION
7-12, 29-34	D0 thru D11	I/O connections to data and control bus used for reading from and writing to the map register selected by RS0-RS3 when $\overline{CS}$ is low. Mode controlled by $\overline{R/\overline{W}}$ .
36,38,1,3	RS0 thru RS3	Register select inputs for I/O operations.
6	$\overline{R/\overline{W}}$	Read or write control used in I/O operations to select the condition of the data bus. When high, the data bus outputs are active for reading the map register. When low, the data bus is used to write into the register.
5	$\overline{STROBE}$	Strobe input used to enter data into the selected map register during I/O operations.
4	$\overline{CS}$	Chip select input. A low input level selects the memory mapper (assuming more than one used) for an I/O operation.
35,37,39,2	MA0 thru MA3	Map address inputs to select one of 16 map registers when in map mode ( $\overline{MM}$ low and $\overline{CS}$ high)
14-19 22-27	MO0 thru MO11	Map outputs. Present the map register contents to the system memory address bus in the map mode. In the pass mode, these outputs provide the map address data on MO8-MO11 and low levels on MO0-MO7.
13	$\overline{MM}$	Map mode input. When low, 12 bits of data are transferred from the selected map register to the map outputs. When high (pass mode), the 4 bits present on the map address inputs MA0-MA3 are passed to the map outputs MO8-MO11, respectively, while MO0-MO7 are set low.
21	$\overline{ME}$	Map enable for the map outputs. A low level allows the outputs to be active while a high input level puts the outputs at high impedance.
28	NC	No internal connection
40,20	Vcc,GND	5-V power supply and network ground (substrate) pins.

**Note 1:** Voltage values are with respect to network ground terminal.

### Absolute Maximum Ratings

- |  |                |
|--|----------------|
| • Supply voltage, Vcc(see Notge 1) .....             | 7V             |
| • Input voltage: Data Bus I/O .....                  | 5.5V           |
| All other inputs .....                               | 7V             |
| • Operating free-air temperature range: GD54LS ..... | -55°C to 125°C |
| GD74LS .....   | 0°C to 70°C    |
| • Storage temperature range .....                    | -65°C to 150°C |

## Recommend Operating Conditions

	PARAMETER		54LS612			74LS162			UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX			
V <sub>CC</sub>	Supply voltage,		4.5	5	5.5	4.75	5	5.25	V		
I <sub>OH</sub>	High-level output current,	MO	−12			−15			mA		
		D	−1			−2.6					
I <sub>OL</sub>	Low-level output current,	MO	12			24			mA		
		D	4			8					
t <sub>SLSH</sub>	Width of strobe input pulse,	See Figure 1	75			75			ns		
t <sub>CSLSL</sub>	CS setup time (CS low to strobe low),		20			20			ns		
t <sub>WLSL</sub>	R/W setup time (R/W low to strobe low),		20			20			ns		
t <sub>RVSL</sub>	RS setup time (RS valid to strobe low),		20			20			ns		
t <sub>DVSH</sub>	Data setup time (D0-D11 valid to strobe high),		75			75			ns		
t <sub>SHCSH</sub>	CS hold time (Strobe high to CS high),		20			20			ns		
t <sub>SHWH</sub>	R/W hold time (Strobe high to R/W high),		20			20			ns		
t <sub>SHRX</sub>	RS hold time (Strobe high to RS invalid),		20			20			ns		
t <sub>SHDX</sub>	Data hold time (Strobe high to D0-D11 invalid),		20			20			ns		
T <sub>A</sub>	Operating free-air temperature,		−55			125			0	70	°C

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS			MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage					2			V
V <sub>IL</sub>	Low-level input Voltage				54	0.7		V	
					74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> = Min, I <sub>I</sub> = − 18mA			− 1.5		V	
V <sub>OH</sub>	High Level Output Voltage	MO	V <sub>CC</sub> = Min	I <sub>OH</sub> = − 3mA		2.4		V	
			V <sub>IL</sub> = Max	I <sub>OH</sub> = Max		2			
		D	V <sub>IH</sub> = Min	I <sub>OH</sub> = Max		2.4			
V <sub>OL</sub>	Low Level Output Voltage	MO	V <sub>CC</sub> = Min	I <sub>OL</sub> = 12mA	54, 74	0.25	0.4	V	
			V <sub>IH</sub> = Min, V <sub>IL</sub> = Max	I <sub>OL</sub> = 24mA	74	0.35	0.5		
		D	V <sub>IH</sub> = Min, V <sub>IL</sub> = Max	I <sub>OL</sub> = 4mA	54, 74	0.25	0.4	V	
			V <sub>IH</sub> = Min, V <sub>IL</sub> = Max	I <sub>OL</sub> = 8mA	74	0.35	0.5		
I <sub>OZH</sub>	Off-state output current high-level voltage applied		V <sub>CC</sub> = Max, V <sub>O</sub> = 2.7 V, V <sub>IH</sub> = Min, V <sub>IL</sub> = Max			20		μA	
I <sub>OZL</sub>	Off-stage output current low-level voltage applied	MO	V <sub>CC</sub> = Max, V <sub>O</sub> = 0.4 V			− 20		μA	
		D	V <sub>IH</sub> = Min, V <sub>IL</sub> = Max			− 400			
I <sub>I</sub>	Input current at maximum input voltage	D	V <sub>CC</sub> = Max,	V <sub>I</sub> = 5.5 V		100		μA	
		All others		V <sub>I</sub> = 7 V		100			
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7 V			20		μA	
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4 V			− 0.4		mA	
I <sub>OS</sub>	Short-circuit output current	MO	V <sub>CC</sub> = Max			− 40	− 225	mA	
		D	(Note 2)			− 30	− 130		
I <sub>CC</sub>	Supply current		V <sub>CC</sub> = Max	Outputs high		112	180	mA	
				Outputs low		112	180		
				Output at high impedance		180	230		

Note 1: All typical values are at  $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$ .

Note 2: Note more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Switching Characteristics, V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

SYMBOL	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS612			UNIT
					MIN	TYP	MAX	
t <sub>CSLDV</sub>	Access (enable) time	$\overline{CS}\downarrow$	D 0-11	R <sub>L</sub> = 2kΩ  See Figure 1,  See Note 2	26	50		ns
t <sub>WHDV</sub>	Access (enable) time	R/ $\overline{W}\uparrow$	D 0-11		20	35		ns
t <sub>RVDV</sub>	Access time	RS	D 0-11		39	75		ns
t <sub>WLDZ</sub>	Disable time	R/ $\overline{W}\downarrow$	D 0-11		30	50		ns
t <sub>CSHDZ</sub>	Disable time	$\overline{CS}\uparrow$	D 0-11		38	65		ns
t <sub>ELQV</sub>	Access (enable) time	$\overline{ME}\downarrow$	MO 0-11	R <sub>L</sub> = 667Ω  See Note 2	17	30		ns
t <sub>CSHQV</sub>	Access time	$\overline{CS}\uparrow$	MO 0-11		48	85		ns
t <sub>MLQV</sub>	Access time	$\overline{MM}\downarrow$	MO 0-11		22	40		ns
t <sub>AVQV1</sub>	Access time ( $\overline{MM}$ low)	MA	MO 0-11		39	70		ns
t <sub>MHQV</sub>	Access time	$\overline{MM}\uparrow$	MO 0-11		22	40		ns
t <sub>AVQV2</sub>	Propagation time ( $\overline{MM}$ high)	MA	MO 8-11		13	30		ns
t <sub>EHQZ</sub>	Disable time	$\overline{ME}\uparrow$	MO 0-11		14	25		ns

Note 2: Access times are tested as t<sub>PLH</sub> and t<sub>PHL</sub> or t<sub>PZH</sub> or t<sub>PZL</sub>. Disable times are tested as t<sub>PHZ</sub> and t<sub>PLZ</sub>.

Explanation of Letter Symbols

This data sheet uses a new type of letter symbol to describe time intervals. The format is:

t<sub>AB-CD</sub>

where: subscripts A and C indicate the names of the signals for which changes of state or level or establishment of state or level constitute signal events assumed to occur first and last, respectively, that is, at the beginning and end of the time interval.

Subscripts B and D indicate the direction of the transitions and/or the final states or levels of the signals represented by A and C, respectively. One or two of the following is used:

- H= high or transition to high
- L= low or transition to low
- V= a valid steady-state level
- X= unknown, changing, or "don't care" level
- Z= high-impedance (off) state.

The hyphen between the B and C subscripts is omitted when no confusion is likely to occur. For these letter symbols on this data sheet, the signal names are further abbreviated as follows:

SIGNAL NAME	B or D SUBSCRIPT
C	C
$\overline{CS}$	CS
DO-11	D
MA0-MA3	A
MO0-MO11	Q
$\overline{ME}$	E
$\overline{MM}$	M
R/ $\overline{W}$	W
RS0-RS3	R
STROBE	S

# GD54/74LS640, GD74LS640-1

## OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUT (INVERTED)


### Features

- Inverting 3-STATE buffer outputs
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- High Fan Out LS640:  $I_{OL}=24\text{mA}$   
LS640-1:  $I_{OL}=48\text{mA}$

### Description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data, from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input ( $\bar{G}$ ) can be used to disable the device so that the buses are effectively isolated.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table


CONTROL INPUTS		OPERATION
$\bar{G}$	DIR	LS640, LS640-1
L	L	$\bar{B}$ data to A bus
L	H	$\bar{A}$ data to B bus
H	X	Isolation

### Schematics of Inputs and Outputs

EQUIVALENT OF EACH INPUT



TYPICAL OF OUTPUTS





## Recommended Operating Conditions

SYMBOL	PARAMETER		LS640			LS640-1			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{CC}$	Supply voltage	54	4.5	5	5.5				V
		74	4.75	5	5.25	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-12				mA
		74			-15			-15	
$I_{OL}$	Low-level output current	54			12				mA
		74			24			48	
$T_A$	Operating free-air temperature	54	-55		125				°C
		74	0		70	0		70	

## LS640

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS			MIN	TYP (Note 1)		MAX	UNIT
V <sub>IH</sub>	High-level input voltage					2			V	
V <sub>IL</sub>	Low-level input voltage					54		0.5	V	
						74		0.6		
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA					−1.5	V	
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IL</sub> =Max		I <sub>OH</sub> =−3mA	2.4	3.4		V	
			I <sub>OH</sub> =Max V <sub>IH</sub> =Min		I <sub>OH</sub> =Max	2				
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min	I <sub>OL</sub> =12mA		54,74	0.25	0.4	V	
			V <sub>IL</sub> =Max							
			V <sub>IH</sub> =Min	I <sub>OL</sub> =24mA		74	0.35	0.5		
I <sub>OZH</sub>	Off-state output current high-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =2.7V Ḡ at 2V					20	μA	
I <sub>OZL</sub>	Off-state output current low-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =0.4V Ḡ at 2V					−400	μA	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max	V <sub>I</sub> =5.5V	A or B			0.1	mA	
				V <sub>I</sub> =7V	DIR or Ḡ			0.1		
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V					20	μA	
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V					−0.4	mA	
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)			−40		−225	mA	
I <sub>CC</sub>	Total	Outputs high	V <sub>CC</sub> =Max  Outputs Open			48		70	mA	
	Supply	Outputs low				62		90		
	Current	Outputs at Z				64		95		

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.



## LS640-1

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.6	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}$ , $I_I = -18\text{mA}$			-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}$ $V_{IH} = \text{Min}$ $V_{IL} = \text{Max}$	$I_{OH} = -3\text{mA}$	2.4	3.4	V
			$I_{OH} = \text{Max}$	2		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$	$I_{OL} = 12\text{mA}$	0.25	0.4	V
		$V_{IL} = \text{Max}$	$I_{OL} = 24\text{mA}$	0.35	0.5	
		$V_{IH} = \text{Min}$	$I_{OL} = 48\text{mA}$	0.4	0.5	
$I_{OZH}$	Off-state output current high-level voltage applied	$V_{CC} = \text{Max}$ , $V_O = 2.7\text{V}$ $\bar{G}$ at 2V			20	$\mu\text{A}$
$I_{OZL}$	Off-state output current low-level voltage applied	$V_{CC} = \text{Max}$ , $V_O = 0.4\text{V}$ $\bar{G}$ at 2V			-400	$\mu\text{A}$
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ , $V_I = 7\text{V}$ or $V_I = 5.5\text{V}$			0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ , $V_I = 2.7\text{V}$			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ , $V_I = 0.4\text{V}$			-0.4	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-40		-225	mA
$I_{CC}$	Total	$V_{CC} = \text{Max}$ Outputs, open		48	70	mA
	Supply			62	90	
	Current			64	95	
	Outputs high					
	Outputs low					
	Outputs at Z					

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

## Switching Characteristics, $V_{CC} = 5\text{V}$ , $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS640, 'LS640-1	UNIT
					MIN TYP MAX	
$t_{PLH}$	Propagation delay time, low-to-high-level output	A	B	$C_L = 45\text{pF}$ , $R_L = 667\Omega$ ,	6 10	ns
		B	A		6 10	
$t_{PHL}$	Propagation delay time, high-to-low-level output	A	B		8 15	ns
		B	A		8 15	
$t_{PZL}$	Output enable time to low level	$\bar{G}$ , DIR	A		31 40	ns
		$\bar{G}$ , DIR	B		31 40	
$t_{PZH}$	Output enable time to high level	$\bar{G}$ , DIR	A		23 40	ns
		$\bar{G}$ , DIR	B		23 40	
$t_{PLZ}$	Output disable time from low level	$\bar{G}$ , DIR	A	$C_L = 5\text{pF}$ , $R_L = 667\Omega$ ,	15 25	ns
		$\bar{G}$ , DIR	B		15 25	
$t_{PHZ}$	Output disable time from high level	$\bar{G}$ , DIR	A		15 25	ns
		$\bar{G}$ , DIR	B		15 25	

## TYPICAL CHARACTERISTICS

54LS'  
INVERTING OUTPUT VOLTAGE  
VS  
INPUT VOLTAGE




FIGURE 1

74LS'  
INVERTING OUTPUT VOLTAGE  
VS  
INPUT VOLTAGE




FIGURE 2

# GD54/74LS646

## OCTAL BUS TRANSCEIVERS AND REGISTERS


### Features

- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- 3-State Outputs

### Description

These devices consist of bus transceiver circuits with 3-state circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control  $\bar{G}$  and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control  $\bar{G}$  is active (low). In the isolation mode (control  $\bar{G}$  high), A data may be stored in the B register and/or B data may be stored in the A register.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

When an output function is disabled, the input function is still enabled, and may be used to store and transmit data. Only one of the two buses, A or B may be driven at a time.

### Function Table

INPUTS					DATA I/O		OPERATION OR FUNCTION
$\bar{G}$	DIR	CAB	CBA	SAB SBA	A1 THRU A8	B1 THRU B8	'LS646
H	X	H or L	H or L	X X	Input	Input	Isolation Store A and B Data
H	X	↑	↑	X X			
L	L	X	X	X L	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus
L	L	X	X	X H			
L	H	X	X	L X	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus
L	H	H or L	X	H X			

H=high level L=low level X=Irrelevant ↑=low-to-high-level transition

- The data output function may be enabled or disabled by various signals at the  $\bar{G}$  and DIR Inputs. Data input function are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.



**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT	
V <sub>IH</sub>	High-level input voltage				2			V	
V <sub>IL</sub>	Low-level input voltage				54	0.5		V	
					74	0.6			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18 mA				−1.5	V	
V <sub>T+</sub> −V <sub>T−</sub>	Hysteresis		V <sub>CC</sub> =Min,		54	0.1	0.4	V	
					74	0.2	0.4		
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IH</sub> =Min	I <sub>OH</sub> =−3mA	54,74	2.4	3.4	V	
			V <sub>IL</sub> =Max	I <sub>OH</sub> =Max	54,74	2			
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min	I <sub>OL</sub> =12mA	54,74		0.25	0.4	V
			V <sub>IL</sub> =Max V <sub>IH</sub> =Min	I <sub>OL</sub> =24mA	74		0.35		
I <sub>OZH</sub>	Off-state output current high-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =2.7V					−20	μA
I <sub>OZL</sub>	Off-state output current low-level voltage applied		V <sub>CC</sub> =Max, V <sub>O</sub> =0.4V					−400	μA
I <sub>I</sub>	Input current at maximum input voltage	A or B	V <sub>CC</sub> =Max, V <sub>I</sub> =5.5V	V <sub>I</sub> =5.5V				0.1	mA
		All others		V <sub>I</sub> =7V				0.1	
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V					20	μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.4V					−0.4	mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)			−40	−255		mA
I <sub>CC</sub>	Supply Current	Output high	V <sub>CC</sub> =5.25V Outputs open			91	145	mA	
		Outputs low				103	165		
		Outputs at Hi-z				103	165		

Note 1: All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	'LS646 TYP	MAX	UNIT
t <sub>PLH</sub>	Clock	Bus	R <sub>L</sub> =667Ω C <sub>L</sub> =45pF,		15	25	ns
t <sub>PHL</sub>					23	35	ns
t <sub>PLH</sub>	Bus	Bus			12	18	ns
t <sub>PHL</sub>					13	20	ns
t <sub>PLH</sub>	Select, with bus input high†	Bus			26	40	ns
t <sub>PHL</sub>					21	35	ns
t <sub>PLH</sub>	Select, with bus input low†	Bus			33	50	ns
t <sub>PHL</sub>					14	25	ns
t <sub>PZH</sub>	Enable	Bus			33	55	ns
t <sub>PZL</sub>					42	65	ns
t <sub>PZH</sub>	Direction	Bus			28	45	ns
t <sub>PZL</sub>					39	60	ns
t <sub>PHZ</sub>	Enable	Bus	R <sub>L</sub> =667Ω, C <sub>L</sub> =5pF,		23	35	ns
t <sub>PLZ</sub>					22	35	ns
t <sub>PHZ</sub>	Direction	Bus			20	30	ns
t <sub>PLZ</sub>					19	30	ns

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

# GD54/74LS670

## TRI-STATE 4-by-4 REGISTER FILES

### Features

- For use as:
  - Scratch pad memory
  - Buffer storage between processors
  - Bit storage in fast multiplication designs
- Separate read/write addressing permits simultaneous reading and writing
- Organized as 4 words of 4 bits
- Expandable to 512 words of n-bits

### Description

These register files are organized as 4 words of 4 bits each, and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits writing into one location, and reading from another word location, simultaneously.


Four data inputs are available to supply the word to be stored. Location of the word is determined by the write select inputs A and B, in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high level signal is desired from the output, a high level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When, the write-enable input,  $\overline{G}_W$ , is high, the data will be accepted only if both internal address gate inputs are the information stored in the internal latches. When the read-enable input,  $\overline{G}_R$ , is high, the data outputs are inhibited and go into the high impedance state.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.

This arrangement—data entry addressing separate from data read addressing and individual sense line—eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (27 ns typical) and the read time (24 ns typical). The register file has a non-volatile readout in that data is not lost when addressed.

All inputs (except read enable and write enable) are buffered to lower the drive requirements to one normal Series 54LS/74LS load, and input clamping diodes minimize switching transients to simplify system design. High speed, double ended AND-OR-INVERT gates are employed for the read-address function and have high sink current. TRI-STATE outputs Up to 128 of these outputs may be wire-AND connected for increasing the capacity up to 512 words. Any number of these registers may be paralleled to provide n-bit word length.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Table

Write Table (See Notes A,B, and C)

Write Inputs			Word			
$\overline{W}_B$	$\overline{W}_A$	$\overline{G}_W$	0	1	2	3
L	L	L	$Q = D$	$Q_0$	$Q_0$	$Q_0$
L	H	L	$Q_0$	$Q = D$	$Q_0$	$Q_0$
H	L	L	$Q_0$	$Q_0$	$Q = D$	$Q_0$
H	H	L	$Q_0$	$Q_0$	$Q_0$	$Q = D$
X	X	H	$Q_0$	$Q_0$	$Q_0$	$Q_0$

Read Table (See Notes A and D)

Read Inputs			Outputs			
$\overline{R}_B$	$\overline{R}_A$	$\overline{G}_R$	Q1	Q2	Q3	Q4
L	L	L	W0B1	W0B2	W0B3	W0B4
L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	W3B1	W3B2	W3B3	W3B4
X	X	H	Z	Z	Z	Z

Note A: H = High Level, L = Low Level, X = Don't Care.

Z = High Impedance (off)

Note B: ( $Q = D$ ) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs

Note C:  $Q_0$  = The level of Q before the indicated input conditions were established

Note D: W0B1 = The first bit of word 0, etc.





## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I <sub>OH</sub>	High-level output current	54	-1			mA
		74	-2.6			
I <sub>OL</sub>	Low-level output current	54	4			mA
		74	8			
t <sub>W</sub>	Write Enable or Read Enable Pulse Width		25			ns
t <sub>SU</sub>	Setup Time (Note 1)	Data	10			ns
		W <sub>A</sub> , W <sub>B</sub>	15			
t <sub>H</sub>	Hold Time (Note 1)	Data	15			ns
		W <sub>A</sub> , W <sub>B</sub>	5			
t <sub>LATCH</sub>	Latch Time for New Data(Note 2)		25			ns
T <sub>A</sub>	Operating free-air temperature	54	-55			°C
		74	0			

Note 1: Times are with respect to the Write-Enable input. Write-Select time will protect the data written into the previous address. If protection of data in the previous address,  $t_{SETUP}(W_A, W_B)$  can be ignored. As any address selection sustained for the final 30 ns of the Write-Enable pulse and during  $t_H(W_A, W_B)$  will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.

Note 2: Latch time is the time allowed for the internal output of the latch to assume the state of new data. This is important only when attempting to read from a location immediately after that location has received new data.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Read select	Any Q	$C_L = 15pF$ , $R_L = 2k\Omega$		23	40	ns
$t_{PHL}$			See Figures 1 and 2		25	45	
$t_{PLH}$	Write enable	Any Q	$C_L = 15pF$ , $R_L = 2k\Omega$ See Figures 1 and 3		26	45	ns
$t_{PHL}$					28	50	
$t_{PLH}$	Data	Any Q	See Figures 1 and 3		25	45	ns
$t_{PHL}$					23	40	
$t_{PZH}$	Read enable	AnyQ	$C_L = 15pF$ , $R_L = 2k\Omega$		15	35	ns
$t_{PZL}$			See Figures 1 and 4		22	40	
$t_{PHZ}$			$C_L = 5pF$ , $R_L = 2k\Omega$		30	50	ns
$t_{PLZ}$			See Figures 1 and 4		16	35	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)


SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54		0.7		V
			74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}$ , $I_I = -8\text{mA}$				-1.5	V
$V_{OH}$	High level output voltage	$V_{CC} = \text{Min}$ , $V_{IL} = \text{Max}$ $I_{OH} = \text{Max}$ , $V_{IH} = \text{Min}$	54	2.4	3.4		V
			74	2.4	3.1		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 4\text{mA}$	54, 74	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	74	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ , $V_I = 7\text{V}$	D,R or W			0.1	mA
			$\overline{G}_W$			0.2	
			$\overline{G}_R$			0.3	
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ , $V_I = 2.7\text{V}$	D,R or W			20	$\mu\text{A}$
			$\overline{G}_W$			40	
			$\overline{G}_R$			60	
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ , $V_I = 0.4\text{V}$	D,R or W			-0.4	mA
			$\overline{G}_W$			-0.8	
			$\overline{G}_R$			-1.2	
$I_{OZH}$	Off-state output current high-level voltage applied	$V_{CC} = \text{Max}$ , $V_O = 2.7\text{V}$ $V_{IH} = \text{Min}$				20	$\mu\text{A}$
$I_{OZL}$	Off-state output current low-level voltage applied	$V_{CC} = \text{Max}$ , $V_O = 0.4\text{V}$ $V_{IH} = \text{Min}$				-20	$\mu\text{A}$
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-30		-130	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)			30	50	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Note 3: Maximum  $I_{CC}$  is guaranteed for the following worst case conditions: 4.5V is applied to all data inputs and both enable inputs, all address inputs are grounded and all outputs are open.


# PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All diodes are 1N916 or 1N3064.

LOAD CIRCUIT

FIGURE 1





VOLTAGE WAVEFORMS (S1 AND S2 ARE CLOSED)

- NOTES: A. High-level input pulses at the select and data inputs are illustrated however, times associated with low level pulses are measured from the same reference points.  
B. When measuring delay times from a read select input, the read enable input is low.  
C. Input waveforms are supplied by generators having the following characteristics:  $PRR \leq 2$  MHz,  $Z_{out} \sim 50\Omega$ , duty cycle  $\leq 50\%$ ,  $t_r \leq 15$  ns,  $t_f \leq 6$  ns.


FIGURE 2

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Each select address is tested. Prior to the start of each of the above tests both write and read address inputs are stabilized with  $W_A = R_A$  and  $W_B = R_B$ . During the test  $G_R$  is low.
- B. Input waveforms are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $Z_{out} \sim 50\Omega$ , duty cycle  $\leq 50\%$ ,  $t_r \leq 15$  ns,  $t_f \leq 6$  ns.

FIGURE 3



- NOTES: A. Waveforms 1 is for an output with internal conditions such that the output is low except when disabled by the read enable input. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the read enable input.
- B. When measuring delay times from the read enable input, both read select inputs have been established at steady states.
- C. Input waveforms are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $Z_{out} \sim 50\Omega$ , duty cycle  $\leq 50\%$ ,  $t_r \leq 15$  ns,  $t_f \leq 6$  ns.

FIGURE 4

# GD54/74LS688

## 8-BIT MAGNITUDE COMPARATORS WITH TOTEM-POLE OUTPUTS

### Feature

- Compares two 8 bit words
- Totem pole outputs
- Hysteresis is at P and Q inputs


### Description

The LS688 contains 8 bit words comparator function with enable input.

When the enable input E is low, two eight bit binary or BCD words are applied at inputs P0~P7 and Q0~Q7.

The results are shown in function table.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table

INPUTS		OUTPUT
P,Q	E	$\overline{P=Q}$
P=Q	L	L
P>Q	L	H
P<Q	L	H
X	H	H

### Schematics of Inputs and Outputs




### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- Operating free-air temperature range 54LS .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74LS .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$



Function Block Diagram



Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

PARAMETER	FROM(INPUT)	TO(OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	P	$\overline{P=Q}$	C <sub>L</sub> =45pF R <sub>L</sub> =667Ω all other inputs low state	12	18	ns	
t <sub>PHL</sub>				17	23		
t <sub>PLH</sub>	Q	$\overline{P=Q}$		12	18	ns	
t <sub>PHL</sub>				17	23		
t <sub>PLH</sub>	$\overline{E}$	$\overline{P=Q}$		12	18	ns	
t <sub>PHL</sub>				13	20		

# For load circuit and voltage waveforms, see page 3-11.

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-400	$\mu A$
		74			-400	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	


## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{T+} - V_{T-}$	Hysteresis	$V_{CC} = \text{Min}$		0.2	0.4		V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IH} = \text{Min}$ $V_{IL} = \text{Max}, I_{OH} = \text{Max},$	54	2.5	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 12\text{mA}$	54, 74	0.25	0.4	V
			$I_{OL} = 24\text{mA}$	54	0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max},$	$V_I = 5.5\text{V Q inputs}$			0.1	mA
			$V_I = 7\text{V other inputs}$			0.1	
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$				20	$\mu A$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max},$	$V_I = 0.4\text{V Q inputs}$			-0.4	mA
			$V_I = 0.4\text{V other inputs}$			-0.2	
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max (Note 2)}$		-20		-100	mA
$I_{CC}$	Supply current	$V_{CC} = 5.25\text{V}, (\text{Note 3})$			40	65	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with any  $\bar{E}$  inputs grounded, all other inputs at 4.5V, and all outputs open.



NUMERICAL/FUNCTIONAL INDEX	1
FUNCTIONAL INDEX/SELECTION GUIDE	2
TTL CHARACTERISTICS	3
GD74LS FAMILY CIRCUITS	4
GD74S FAMILY CIRCUITS	5
QUALITY ASSURANCE MANUAL	6
ORDERING INFORMATION & PACKAGE DIMENSION	7
GOLDSTAR SEMICONDUCTOR SALES NETWORK	8

## QUADRUPLE 2-INPUT POSITIVE NAND GATES


### Description

This device contains four independent 2-input NAND gates. It performs the Boolean functions  $Y = \overline{A \cdot B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

### Function Table (each gate)


INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

## Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Schematics (Each Gate)



### Absolute Maximum Ratings

- |  |                           |
|--|---------------------------|
| • Supply voltage, Vcc .....            | 7V                        |
| • Input voltage .....                  | 5.5V                      |
| • Operating free-air temperature range | 54LS ..... -55°C to 125°C |
|  | 74LS ..... 0°C to 70°C    |
| • Storage temperature range .....      | -65°C to 150°C            |

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		TYP (Note 1)		MIN	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2				V
V <sub>IL</sub>	Low-level input voltage				54	0.8		V	
					74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA			−1.2		V	
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IL</sub> =Max		54	2.5	3.4	V	
			I <sub>OH</sub> =Max,		74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min, I <sub>OL</sub> =Max, V <sub>IH</sub> =Min			0.5		V	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =5.5V			1		mA	
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V			50		μA	
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.5V			−2		mA	
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)			−40	−100	mA	
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max			10	16	mA	
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max			20	36	mA	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 280\Omega$		3	4.5	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			3	5	

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S02

## QUADRUPLE 2-INPUT POSITIVE-NOR GATES


### Description

This device contains four independent 2-input NOR gates. It performs the Boolean functions  $Y = \overline{A \cdot B}$  or  $Y = \overline{A + B}$  in positive logic.

### Function Table


INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Circuit Schematic (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
 74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-1	mA
$I_{OL}$	Low-level output current	54, 74			20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage			54			0.8	V
				74			0.8	
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.2	V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IL</sub> =Max I <sub>OH</sub> =Max,	54	2.5	3.4		V
				74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min, I <sub>OL</sub> =Max, V <sub>IH</sub> =Min				0.5	V
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =5.5V				1	mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				50	μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.5V				−2	mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−40		−100	mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max			17	29	mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max			26	45	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}$ , $R_L = 280\Omega$		3.5	5.5	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			3.5	5.5	

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S04

## HEX INVERTERS


### Description

This device contains six independent inverters. It performs the Boolean function  $Y = \bar{A}$ .

### Function Table (each inverter)


INPUT	OUTPUT
A	Y
H	L
L	H

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Schematics (each inverter)



### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
 74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN		TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2				V
V <sub>IL</sub>	Low-level input voltage				54			0.8	V
					74			0.8	
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.2		V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IL</sub> =Max I <sub>OH</sub> =Max,		54	2.5	3.4		V
					74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min, I <sub>OL</sub> =Max, V <sub>IH</sub> =Min				0.5		V
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =5.5V				1		mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				50		μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.5V				−2		mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−40		−100		mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max		15		24		mA
I <sub>CCL</sub>		Toal with outputs low	V <sub>CC</sub> =Max		30		54		mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 280\Omega$		3	4.5	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			3	5	

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S05

## HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS


### Description

This device contains six independent inverters. It performs the Boolean function  $Y = \overline{A}$ . The open collector outputs require pull-up resistor to perform correctly. Open-collector devices are often used to generate higher  $V_{OH}$  levels.

### Function Table (each inverter)

INPUT	OUTPUT
A	Y
H	L
L	H

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package


### Pull-Up Resistor Equations

$$R_{MAX} = \frac{V_{CC}(Min) - V_{OH}}{N_1(I_{OH}) + N_2(I_{IH})}$$

$$R_{MIN} = \frac{V_{CC}(Max) - V_{OL}}{I_{OL} - N_3(I_{IL})}$$

Where:  $N_1(I_{OH})$ =total maximum output high current for all outputs tied to pull-up resistor  
 $N_2(I_{IH})$ =total maximum input high current for all inputs tied to pull-up resistor  
 $N_3(I_{IL})$ =total maximum input low current for all inputs tied to pull-up resistor

### Circuit Schematic (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S ..... -55°C to 125°C  
74S ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$V_{OH}$	High-level output voltage	54, 74			5.5	V
$I_{OL}$	Low-level output current	54, 74			20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage					0.8	V
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.2	V
$I_{OH}$	High-level output current		$V_{CC} = \text{Min}, V_{OH} = \text{Max}, V_{IL} = \text{Max}$			250	$\mu\text{A}$
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{Min}, I_{OL} = \text{Max}, V_{IH} = \text{Min}$			0.5	V
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{Max}, V_I = 5.5\text{V}$			1	mA
$I_{IH}$	High-level input current		$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			50	$\mu\text{A}$
$I_{IL}$	Low-level input current		$V_{CC} = \text{Max}, V_I = 0.5\text{V}$			-2	mA
$I_{CCH}$	Supply current	Total with outputs high	$V_{CC} = \text{Max}$	9.0		19.8	mA
$I_{CCL}$		Total with outputs low	$V_{CC} = \text{Max}$	30		54	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time low-to-high-level output	$C_L = 15\text{pF}, R_L = 280\Omega$		5	7.5	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		4.5		7	

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S08



**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current		-1000			$\mu A$
$I_{OL}$	Low-level output current		20			mA
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage			54	0.8			V
				74	0.8			
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{Min}, I_I = -18 \text{ mA}$		-1.2			V
$V_{OH}$	High level output voltage		$V_{CC} = \text{Min},$ $I_{OH} = \text{Max}, V_{IH} = \text{Min}$	54	2.5	3.4		V
				74	2.7	3.4		
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{Min}, V_{IL} = \text{Max}$ $I_{OL} = \text{Max},$		0.5			V
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{Max}, V_I = 5.5 \text{ V}$		1			mA
$I_{IH}$	High-level input current		$V_{CC} = \text{Max}, V_I = 2.7 \text{ V}$		50			$\mu A$
$I_{IL}$	Low-level input current		$V_{CC} = \text{Max}, V_I = 0.5 \text{ V}$		-2			mA
$I_{OS}$	Short-circuit output current		$V_{CC} = \text{Max}$ (Note 2)		-40		-100	mA
$I_{CCH}$	Supply current	Total with outputs high	$V_{CC} = \text{Max}$		18		32	mA
$I_{CCL}$		Total with outputs low	$V_{CC} = \text{Max}$		32		57	mA

Note 1: All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}C$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15 \text{ pF}, R_L = 280 \Omega$	4.5		7	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output		5		7.5	

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S10

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage			54	0.8		V	
				74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> = − 18mA		− 1.2		V	
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min , I <sub>OH</sub> =Max ,     V <sub>IH</sub> =Min	54	2.5	3.4	V	
				74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min, I <sub>OL</sub> =Max,     V <sub>IH</sub> =Min		0.5		V	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =5.5V		1		mA	
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V		50		μA	
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.5V		− 2		mA	
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		− 40	− 100	mA	
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max		7.5	12	mA	
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max		15	27	mA	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}$ , $R_L = 280\Omega$		3	4.5	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			3	5	

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S20

## DUAL 4-INPUT POSITIVE NAND GATES

### Description


This device contains two independent 4-input NAND gates. It performs the Boolean functions ,  
 $Y = A \cdot B \cdot C \cdot D$  or  $Y = \bar{A} + \bar{B} + \bar{C} + \bar{D}$  in positive logic.

### Function Table (each gate)

INPUTS		OUTPUT
A	N*	Y
L	L	H
H	L	H
L	H	H
H	H	L

\*N=B·C·D


### Pin Configuration



NC: No internal connection

Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Schematic (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
 74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN TYP (Note 1) MAX		UNIT
V <sub>IH</sub>	High-level input voltage				2		V
V <sub>IL</sub>	Low-level input voltage			54	0.8		V
				74	0.8		
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> = − 18mA		− 1.2		V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IL</sub> =Max I <sub>OH</sub> =Max,	54	2.5	3.4	V
				74	2.7	3.4	
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min, V <sub>IH</sub> =Min I <sub>OL</sub> =Max ,		0.5		V
I <sub>I</sub>	Input current at maximun input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =5.5V		1		mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V		50		μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.5V		− 2		mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		− 40	− 100	mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max		5	8	mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max		10	18	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 280\Omega$		3	4.5	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			3	5	

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S30

## 8-INPUT POSITIVE NAND GATE

### Description


This device contains a single 4-input NAND gate and performs the following Boolean functions in positive logic.

$$Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H} \text{ or } Y = \overline{A+B+C+D+E+F+G+H}$$

### Function Table

INPUTS A THRU H	OUTPUT Y
All inputs H	L
One or more inputs L	H


### Pin Configuration



NC: No internal connection

Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Circuit Schematic (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN <sup>Typ</sup> (Note 1)		MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage			54	0.8		V	
				74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA		−1.2			V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, I <sub>OH</sub> =Max	54	2.5	3.4	V	
				74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min, V <sub>IH</sub> =Min I <sub>OL</sub> =Max		0.5			V
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =5.5V		1			mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V		50			μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.5V		−2			mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−40	−100		mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max		3	5		mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max		5.5	10		mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 280\Omega$		4	6	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			4.5	7	

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S32


## QUADRUPLE 2-INPUT POSITIVE OR GATES

### Description

The use of schottky TTL technology has enabled the achievement of high input/output voltages and high speed.

This device contains four independent 2-input OR gates. It performs the Boolean functions  $Y = \overline{A} \cdot \overline{B}$  or  $Y = A + B$  in positive logic.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Table (Each Gate)

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L

### Circuit Schematic (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{cc}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
 74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN      TYP (Note 1)		MAX	UNIT	
V <sub>IH</sub>	High-level input voltage				2			V	
V <sub>IL</sub>	Low-level input voltage				54	0.8		V	
					74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.2	V	
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IH</sub> =Min		54	2.5	3.4	V	
			I <sub>OH</sub> =Max		74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min, V <sub>IL</sub> =Max				0.5	V	
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =5.5V				1	mA	
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				50	μA	
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.5V				−2	mA	
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−40		−100	mA	
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max				18	32	mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max				38	68	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 280\Omega$		4	7	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			4	7	

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S51

## DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATES

### Description

This device contains two independent combinations of gates each of which performs the logic AND-OR-INVERT function.

$$Y = \overline{AB + CD}$$


### Function Table

Inputs				Output
A	B	C	D	Y
H	H	X	X	L
X	X	H	H	L
All other combinations				H

H=High Logic Level  
L=Low Logic Level  
X=Irrelevant


### Pin Configuration

MAKE NO EXTERNAL CONNECTION



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Circuit Schematic (each gate)



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S ..... -55°C to 125°C
- 74S ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage			54	0.8		0.8	V
				74	0.8			
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.2	V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IL</sub> =Max I <sub>OH</sub> =Max,	54	2.5	3.4		V
				74	2.7	3.4		
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min, V <sub>IH</sub> =Min I <sub>OL</sub> =Max,				0.5	V
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =5.5V				1	mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				20	μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.5V				−2	mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−40		−100	mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max		8.2		17.8	mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max		14		22	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 280\Omega$		3.5	5.5	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			3.5	5.5	

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S64


## 4-WIDE AND-OR-INVERT GATES

### Description

This device contains two independent combinations of gates each of which performs the logic AND-OR-INVERT function.

$$Y = \overline{ABCD + EF + GHI + JK}$$

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table

Inputs											Output
A	B	C	D	E	F	G	H	I	J	K	Y
H	H	H	H	X	X	X	X	X	X	X	L
X	X	X	X	H	H	X	X	X	X	X	L
X	X	X	X	X	X	H	H	H	X	X	L
X	X	X	X	X	X	X	X	X	H	H	L
All other combinations											H

H=High Logic Level  
L=Low Logic Level  
X=Either Low or High Logic Level

### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S ..... -55° to 125°C  
74S ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		TYP (Note 1)		MIN	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2				V
V <sub>IL</sub>	Low-level input voltage			54			0.8		V
				74			0.8		
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA				−1.2		V
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> =Min, V <sub>IL</sub> =Max I <sub>OH</sub> =Max	54	2.5	3.4			V
				74	2.7	3.4			
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> =Min, V <sub>IH</sub> =Min I <sub>OL</sub> =Max				0.5		V
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> =Max, V <sub>I</sub> =5.5V				1		mA
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =2.7V				20		μA
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> =Max, V <sub>I</sub> =0.5V				−2		mA
I <sub>OS</sub>	Short-circuit output current		V <sub>CC</sub> =Max (Note 2)		−40		−100		mA
I <sub>CCH</sub>	Supply current	Total with outputs high	V <sub>CC</sub> =Max		7		12.5		mA
I <sub>CCL</sub>		Total with outputs low	V <sub>CC</sub> =Max		8.5		16		mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 280\Omega$		3.5	5.5	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			3.5	5.5	

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S74

## DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

### Description


This device contains two independent D-type positive edge triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

### Function Table (each flip-flop)

OUTPUTS		INPUTS		
Q	Q <sup>†</sup>	CLEAR	CLOCK	D
L	H	L	X	X
H	L	H	↑*	H
L	H	H	↑*	L
Q <sub>0</sub>	Q <sub>0</sub>	H	L	X

### Schematics of Inputs and Outputs


EQUIVALENT OF EACH INPUT




I<sub>IL</sub> MAX      R<sub>eq</sub> NOM

- 1.6 mA	4 kΩ
- 2 mA	2.8 kΩ
- 4 mA	1.4 kΩ
- 6 mA	940 Ω
- 7 mA	900 Ω
- 8 mA	700 Ω
- 14 mA	450 Ω

TYPICAL OF ALL OUTPUTS




### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

- \* The output levels in this configuration are not guaranteed to meet the minimum levels for V<sub>OH</sub> if the lows at preset and clear are near V<sub>IL</sub> maximum. Furthermore, this configuration is nonstable; that is it will not persist when either preset or clear returns to its inactive (high) level.

### Function Block Diagram



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 7V
- output voltage ..... 7V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	
$t_w$	Pulse width	clock high	6			ns
		clock low	7.3			
		clear or preset low	7			
$t_{SU}$	Input setup time	High-level data	3↑			ns
		Low-level data	3↑			
$t_h$	Input hold time		2↑			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

↑ For rising edge

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.8	V
			74			0.8	
$V_{IK}$	Input clamp voltage		$V_{CC}=\text{Min}, I_I=-18\text{mA}$			-1.2	V
$V_{OH}$	High-level output voltage		$V_{CC}=\text{Min}$ $V_{IL}=\text{Max}$	54	2.5	3.4	V
			$I_{OH}=\text{Max}$ $V_{IH}=\text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage		$V_{CC}=\text{Min}$ $V_{IL}=\text{Max}$ $I_{OL}=\text{Max}$ $V_{IH}=\text{Min}$			0.5	V
$I_I$	Input current at maximum input voltage		$V_{CC}=\text{Max}, V_I=5.5\text{V}$			1	mA
$I_{IH}$	High-level input current	J, K or D	$V_{CC}=\text{Max}$ $V_I=2.7\text{V}$			50	
		Clear				150	
		Preset				100	
		Clock				100	
$I_{IL}$	Low-level input current	J, K or D	$V_{CC}=\text{Max}$ $V_I=0.5\text{V}$			-2	mA
		Clear*				-6	
		Preset*				-4	
		Clock				-4	
$I_{OS}$	Short-circuit output current		$V_{CC}=\text{Max}$		-40	-100	mA
$I_{CC}$	Supply current (average per F/F)		$V_{CC}=\text{Max}$ (Note 3)			15 25	

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> =15pF R <sub>L</sub> =280Ω	75	110		MHz
t <sub>PLH</sub>	Preset or clear	Q or $\overline{Q}$		4	6		ns
t <sub>PHL</sub>	Preset or clear (clock high)	$\overline{Q}$ or Q		9	13.5		ns
	Preset or clear (clock low)			5	8		
t <sub>PLH</sub>	Clock	Q or $\overline{Q}$		6	9		ns
t <sub>PHL</sub>				6	9		

\*  $f_{max}$  = maximum clock frequency

$t_{PLH}$  = propagation delay time, low-to-high-level output.

$t_{PHL}$  = propagation delay time, high-to-low-level output.

# For load circuit and voltage waveforms, see page 3-12.


# GD54/74S85

## 4-BIT MAGNITUDE COMPARATORS

### Description

These four-bit magnitude comparators perform comparison of straight binary or BCD codes. Three fully-decoded decisions about two, 4-bit words (A,B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The  $A > B$ ,  $A < B$ , and  $A = B$  outputs of a stage handling less-significant bits are connected to the corresponding inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the  $A = B$  input. The cascading path is implemented with only a two-gate-level delay to reduce overall comparison times for long words.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table


Comparing				Cascading Inputs			Outputs		
A3,B3	A2,B2	A1,B1	A0,B0	A>B	A<B	A=B	A>B	A<B	A=B
A3>B3	X	X	X	X	X	X	H	L	L
A3<B3	X	X	X	X	X	X	L	H	L
A3=B3	A2>B2	X	X	X	X	X	H	L	L
A3=B3	A2<B2	X	X	X	X	X	L	H	L
A3=B3	A2=B2	A1>B1	X	X	X	X	H	L	L
A3=B3	A2=B2	A1<B1	X	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	H	L	L
A3=B3	A2=B2	A1=B1	A0<B0	X	X	X	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	H	L	L	H	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	H	L	L	H	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	X	X	H	L	L	H
A3=B3	A2=B2	A1=B1	A0=B0	H	H	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	H	H	L

H=High Level, L=Low Level, X=Don't Care

### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- 74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

Function Block Diagram





## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.55	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	Typ (Note 1)	MAX	UNIT
$V_{IH}$	High level input voltage			2			V
$V_{IL}$	Low level input voltage		54	0.8			V
			74	0.8			
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{Min}, I_I = -18\text{mA}$		-1.2		V
$V_{OH}$	High level output voltage		$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.5	3.4	V
			$I_{OH} = \text{Max}, V_{IH} = \text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{Min}, V_{IL} = \text{Max}$ $I_{OL} = \text{Max}, V_{IH} = \text{Min}$	0.5			V
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{Max}, V_I = 5.5\text{V}$		1		mA
$I_{IH}$	High-level input current	A<B, A>B inputs	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$	50			$\mu\text{A}$
		all other inputs		150			
$I_{IL}$	Low-level input current	A<B, A>B inputs	$V_{CC} = \text{Max}, V_I = 0.5\text{V}$	-2			mA
		all other inputs		-6			
$I_{OS}$	Short-circuit output current		$V_{CC} = \text{Max}$ (Note 2)		-40	-100	mA
$I_{CC}$	Supply current		$V_{CC} = \text{Max}$ (Note 3)		73	115	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with outputs open, A=B grounded, and all other inputs at 4.5V.

Switching Characteristics, V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

PARAMETER	FROM INPUT	TO OUTPUT	NUMBER OF GATE LEVELS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Any A or B data input	A<B, A>B	1	$C_L=15pF,$ $R_L=280\Omega,$	5		ns	
			2		7.5			
			3		10.5			
		A=B	4		12			
$t_{PHL}$	Any A or B data input	A<B, A>B	1		5.5		ns	
			2		7			
			3		11			
		A=B	4		16.5			
$t_{PLH}$	A<B or A=B	A>B	1			5	7.5	ns
$t_{PHL}$	A<B or A=B	A>B	1			5.5	8.5	ns
$t_{PLH}$	A=B	A=B	2			7	10.5	ns
$t_{PHL}$	A=B	A=B	2			5	7.5	ns
$t_{PLH}$	A>B or A=B	A<B	1			5	7.5	ns
$t_{PHL}$	A>B or A=B	A<B	1			5.5	8.5	ns


t<sub>PLH</sub>=propagation delay time, low to high level output  
t<sub>PHL</sub>=propagation delay time, high to low level output

**APPLICATIONS**—Figure A shows a high speed method of comparing two 24-bit words with only two levels of device delay. With the technique shown in Figure b six levels of device delay result when comparing two 24-bit words. The parallel technique can be expanded to any number of bits, see Table 1.

TABLE 1

WORD LENGTH	NUMBER OF PKGS.
1-4 Bits	1
5-24 Bits	2-6
25-120 Bits	8-31

NOTE:  
The 54/74S85 can be used as a 5-bit comparator only when the outputs are used to drive the A<sub>0</sub>-A<sub>3</sub> and B<sub>0</sub>-B<sub>3</sub> inputs of another 54/74LS as shown in Figure B in positions #1,2,3, and 4.



# GD54/74S86

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54		0.8		V
			74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.2	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min} \quad V_{IL} = \text{Max}$ $I_{OH} = \text{Max} \quad V_{IH} = \text{Min}$	54	2.5	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min} \quad V_{IL} = \text{Max}$ $I_{OL} = \text{Max} \quad V_{IH} = \text{Min}$				0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$				1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$				50	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.5\text{V}$				-2	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-40		-100	mA
$I_{CC}$	Supply current	$V_{CC} = 5.25\text{V}$ , See Note 3			50	75	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Note 3:  $I_{CC}$  is measured with the inputs grounded and outputs open.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

PARAMETER*	FROM (INPUT)	TEST CONDITION#		MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	A or B	Other input low	C <sub>L</sub> = 15pF R <sub>L</sub> = 280Ω		7	10.5	ns
t <sub>PHL</sub>					6.5	10	
t <sub>PLH</sub>	A or B	Other input high			7	10.5	ns
t <sub>PHL</sub>					6.5	10	

\*  $t_{PLH}$  = propagation delay time, low-to-high-level output

$t_{PHL}$  = propagation delay time, high-to-low-level output

# For load circuit and voltage waveforms, see page 3-12.

# GD54/74 S112

## DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOPS WITH SET AND RESET

### Features

- Negative edge-triggering
- Independent input/output terminals for each flip-flop.
- Direct set and reset inputs
- Q and  $\bar{Q}$  outputs


### Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. Data on the J and K inputs can be changed while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

### Function Table

Inputs					Outputs	
$\overline{PR}$	$\overline{CLR}$	CLK	J	K	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	Q <sub>0</sub>	$\bar{Q}_0$
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	Toggle	Toggle
H	H	H	X	X	Q <sub>0</sub>	$\bar{Q}_0$

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

↓=Negative Going Edge Pulse

\*=This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive(high) level.  
 Q<sub>0</sub>=The output logic level before the indicated input conditions were established.

Toggle=Each output changes to the complement of its previous level on each falling edge of the clock pulse.

### Block Diagram (Each Flip Flop)



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54 S.....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74 S.....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$t_w$	Pulse width	clock high	6			ns
		clock low	6.5			
		clear or preset low	8			
$t_{SU}$	Input setup time	High-level data	3↓			ns
		Low-level data	3↓			
$t_h$	Input hold time		0↓			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

## Switching Characteristics, $V_{CC} = 5V$ , $T_A = 25^{\circ}\text{C}$

PARAMETER*	FROM(INPUT)	TO(OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> = 15pF R <sub>L</sub> = 280Ω	80	125		MHz
t <sub>PLH</sub>	Preset or clear	Q or $\overline{Q}$		4	7		ns
t <sub>PHL</sub>	Preset or clear (clock high)	Q or $\overline{Q}$		5	7		ns
	Preset or clear (clock low)	$\overline{Q}$ or Q		5	7		
t <sub>PLH</sub>	Clock	Q or $\overline{Q}$		4	7		ns
t <sub>PHL</sub>				5	7		

\* $f_{max}$  = maximum clock frequency

$t_{PLH}$  = propagation delay time, low-to-high-level output.

$t_{PHL}$  = propagation delay time, high-to-low-level output.

#For load circuit and voltage waveforms, see page 3-12.



**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage		54		0.8	V
			74		0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18 \text{ mA}$			-1.2	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.5	3.4	V
		$I_{OH} = \text{Max}, V_{IH} = \text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$ $I_{OL} = \text{Max}, V_{IH} = \text{Min}$			0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7 \text{ V}$	J,K		50	$\mu\text{A}$
			$\overline{\text{Clear}}$		100	
			$\overline{\text{Preset}}$		100	
			Clock		100	
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.4 \text{ V}$ (Note 4)	J,K		-1.6	mA
			$\overline{\text{Clear}}$		-7	
			$\overline{\text{Preset}}$		-7	
			Clock		-4	
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-40		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)	30		50	mA

Note 1: All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .

Note 2: Not more than one output should be shorted a time, and the duration should not exceed one second.

Note 3: With all output open,  $I_{CC}$  is measured with the Q and  $\overline{Q}$  output high in turn. At the time of measurement, the clock input is grounded.

Note 4: Clear is tested with preset high and preset is tested with clear high.

# GD54/74S133

## 13-INPUT NAND GATE

### Description

This device contains a single gate which performs the logic NAND function.


$$Y = \overline{ABCDEFGHIJKLM}$$

### Function Table

Inputs	Output
A thru M	Y
All Inputs H	L
One or More Input L	H


H=High Logic Level  
L=Low Logic Level

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Circuit Schematic



### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-1	mA
$I_{OL}$	Low-level output current	54, 74			20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage				2			V
$V_{IL}$	Low-level input voltage			54			0.8	V
				74			0.8	
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.2	V
$V_{OH}$	High-level output voltage		$V_{CC} = \text{Min}, V_{IL} = \text{Max}$ $I_{OH} = \text{Max}$	54	2.5	3.4		V
				74	2.7	3.4		
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{Min}$ $I_{OL} = \text{Max}, V_{IH} = \text{Min}$				0.5	V
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{Max}, V_I = 5.5\text{V}$				1	mA
$I_{IH}$	High-level input current		$V_{CC} = \text{Max}, V_I = 2.7\text{V}$				50	$\mu\text{A}$
$I_{IL}$	Low-level input current		$V_{CC} = \text{Max}, V_I = 0.5\text{V}$				-2	mA
$I_{OS}$	Short-circuit output current		$V_{CC} = \text{Max}$ (Note 2)		-40		-100	mA
$I_{CCH}$	Supply current	Total with outputs high	$V_{CC} = \text{Max}$		3		5	mA
$I_{CCL}$		Total with outputs low	$V_{CC} = \text{Max}$		5.5		10	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$C_L = 15\text{pF}, R_L = 280\Omega$			6	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output				4.5 7	

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S138

## 3-TO-8 LINE DECODERS/DEMULTIPLEXERS

### Feature

- Designed Specifically for High Speed Memory Decodes and Data Transmission Systems
- Incorporate 3 Enable Inputs to Simplify Cascading and/or Data Rejection
- Contains Two Fully Independent 2-to-4 Line Decoders/Demultiplexers.


### Description

This device is designed to be used in high performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory.

This means that the effect system delay introduced by the schottky-clamped system decoder is negligible.


The S138 decodes one of eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Schematics of Inputs and Outputs



### Function Table

INPUTS		OUTPUTS							
ENABLE	SELECT								
G1 G2*	C B A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X H	X X X	H	H	H	H	H	H	H	H
L X	X X X	H	H	H	H	H	H	H	H
H L	L L L	L	H	H	H	H	H	H	H
H L	L L H	H	L	H	H	H	H	H	H
H L	L H L	H	H	L	H	H	H	H	H
H L	L H H	H	H	H	L	H	H	H	H
H L	H L L	H	H	H	H	L	H	H	H
H L	H L H	H	H	H	H	H	L	H	H
H L	H H L	H	H	H	H	H	H	L	H
H L	H H H	H	H	H	H	H	H	H	L

\* G2 = G2A + G2B

**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage	54		0.8		V
		74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.2	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$	54	2.5	3.4	V
		$I_{OH} = \text{Max}$ $V_{IH} = \text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $I_{OL} = \text{Max}$ $V_{IH} = \text{Min}$			0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$			1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			50	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.5\text{V}$			-2	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-40		-100	mA
$I_{CC}$	Supply current	$V_{CC} = 5.25\text{V}$ , See Note 3		50	90	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$** 

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	LEVELS of DELAY	TEST CONDITION#	MIN	TYP	MAX	UNIT	
t <sub>PLH</sub>	Binary Select	Any	2	C <sub>L</sub> =15pF R <sub>L</sub> =280Ω	4.5	7		ns	
t <sub>PHL</sub>					7	10.5			
t <sub>PLH</sub>			3		7.5	12			
t <sub>PHL</sub>					8	12			
t <sub>PLH</sub>	Enable	Any	2		5	8		ns	
t <sub>PHL</sub>					7	11			
t <sub>PLH</sub>			3		7	11			
t <sub>PHL</sub>					7	11			

\*  $t_{PLH}$  = propagation delay time, low-to-high-level output \*  $t_{PHL}$  = propagation delay time, high-to-low-level output

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S139

## DUAL 2-TO-4-LINE DECODERS/DEMULTIPLEXERS

### Feature


- Designed Specifically for High Speed:
  - Memory Decoders
  - Data Transmission Systems
- Schottky Clamped for High Performance

### Description

This schottky-clamped TTL MSI circuit is designed to be used in high-performance memory-decoding or data routing applications requiring very short propagation delay times. In high-performance memory systems this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the schottky-clamped system decoder is negligible.

The S139 comprises two separate two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.


All of the decoders/demultiplexers feature fully buf-



fered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design.

### Function Table

INPUTS		OUTPUTS			
ENABLE	SELECT				
$\bar{G}$	B A	Y0	Y1	Y2	Y3
H	X X	H	H	H	H
L	L L	L	H	H	H
L	L H	H	L	H	H
L	H L	H	H	L	H
L	H H	H	H	H	L





**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S.....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S.....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage		54		0.8	V
			74		0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18 \text{ mA}$			-1.2	V
$V_{OH}$	High level output voltage	$V_{CC} = \text{Min } V_{IL} = \text{Max}$	54	2.5	3.4	V
		$I_{OH} = \text{Max } V_{IH} = \text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min } V_{IL} = \text{Max}$ $I_{OL} = \text{Min } V_{IH} = \text{Min}$			0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$			1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			50	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.5\text{V}$			-2	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-40		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$		60	90	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$** 

PARAMETER*	FROM(INPUT)	TO(OUTPUT)	Levels of Delay	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Binary Select	Any	2	C <sub>L</sub> = 15pF R <sub>L</sub> = 280Ω	5	7.5	ns	
t <sub>PHL</sub>			2		6.5	10		
t <sub>PLH</sub>			3		7	12		
t <sub>PHL</sub>			3		8	12		
t <sub>PLH</sub>	Enable	Any	2		5	8	ns	
t <sub>PHL</sub>			2		6.5	10		

\*For load circuit and voltage waveforms, see page 3-12.

# GD54/74LS153

## DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

### Feature

- Permits Multiplexing from N lines to 1 line
- Performs Parallel-to-Serial Conversion
- Strobe (Enable) Line Provided for Cascading (N Lines to n Lines)
- High-Fan-Out, Low-Impedance, Totem-Pole Outputs
- Fully Compatible with most TTL and DTL Circuits


### Description

This monolithic data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip binary decoding data selection to the AND/OR invert gates. Separate strobe inputs are provided for each of the two four line sections.


### Function Table

SELECT INPUTS		DATA INPUTS				STROBE	OUTPUT
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

### Schematics of Inputs and Outputs




### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Functional Block Diagram



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage	54		0.8		V
		74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.2	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $I_{OH} = \text{Max}$ $V_{IH} = \text{Min}$	54	2.5	3.4	V
			74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $I_{OL} = \text{Max}$ $V_{IH} = \text{Min}$			0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$			1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			50	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.5\text{V}$			-2	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-40		-100	mA
$I_{CC}$	Supply current	$V_{CC} = 5.25\text{V}$ , (Note 3)		45	70	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with the outputs open, and all inputs ground.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$** 

SYMBOL	FROM(INPUT)	TO(OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
$t_{PLH}$	Data	Y	$C_L = 15\text{pF}$ , $R_L = 280\Omega$	6		9	ns
$t_{PHL}$	Data	Y		6		9	ns
$t_{PLH}$	Select	Y		11.5		18	ns
$t_{PHL}$	Select	Y		12		18	ns
$t_{PLH}$	Strobe	Y		10		15	ns
$t_{PHL}$	Strobe	Y		9		13.5	ns

#For load circuit and voltage wave forms, see page 3-12.

# GD54/74S157

## QUADRUPLE 2-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

### Features

- Buffered Inputs and Outputs
- Schottky clamp provides improved AC performance.
- Selects four of eight data inputs with single select line and over-riding strobe.

### Applications

- Expand Any Data Input Point
- Multiplex Dual Data Buses
- Generate Four Functions of Two Variables (One Variables is Common)
- Source Programmable Counters

### Description


This monolithic data selector/multiplexer contains inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs.

A single select line, S, is used to select one of the two multiplexer input words. When the select is LOW, the A input word is present at the output. When the select is HIGH, the B input word is present at the output.

### Function Table


INPUTS				OUTPUT
STROBE	SELECT	A	B	Y
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Block Diagram



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	A
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
V <sub>IH</sub>	High-level input voltage			2			V
V <sub>IL</sub>	Low-level input voltage		54	0.8			V
			74	0.8			
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =Min, I <sub>I</sub> =−18mA			−1.2		V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =Min I <sub>OH</sub> =Max	V <sub>IL</sub> =Max V <sub>IH</sub> =Min	54	2.5	3.4	V
				74	2.7	3.4	
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =Min I <sub>OL</sub> =Max	V <sub>IL</sub> =Max V <sub>IH</sub> =Min	0.5			V
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> =Max, V <sub>I</sub> =5.5V			1		mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> =Max V <sub>I</sub> =2.7V	S or $\overline{G}$ input	100			μA
			A or B input	50			
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =Max V <sub>I</sub> =0.5V	S or $\overline{G}$ input	−4			mA
			A or B input	−2			
I <sub>OS</sub>	Short-circuit output current	V <sub>CC</sub> =Max (Note 2)			−40	−100	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> =Max (Note 3)			50	70	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with 4.5V applied to all inputs and all outputs open.Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

PARAMETER*	FROM (INPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Data	C <sub>L</sub> = 15pF R <sub>L</sub> = 280Ω		5	7.5	ns
t <sub>PHL</sub>				4.5	6.5	
t <sub>PLH</sub>	Strobe			8.5	12.5	ns
t <sub>PHL</sub>				7.5	12	
t <sub>PLH</sub>	Select			9.5	15	ns
t <sub>PHL</sub>				9.5	15	

\*  $t_{PLH}$  = propagation delay time, low-to-high-level output.\*  $t_{PHL}$  = propagation delay time, high-to-low-level output.

# For load circuit and voltage waveforms, see page 3-12.



# GD54/74S158

## QUADRUPLE 2-TO-1-LINE DATA SELECTORS/MULTIPLEXERS (INVERTED DATA OUTPUTS)

### Features

- Buffered Inputs and Outputs
- Converted outputs provided.

### Applications

- Expand Any Data Input Point
- Multiplex Dual Data Buses
- Generate Four Functions of Two Variables (One Variable is Common)
- Source Programmable Counters


### Description

This monolithic data selector/multiplexer contains inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The S158 presents inverted data to minimize propagation delay time.

### Function Table


INPUTS				OUTPUT Y
STROBE	SELECT	A	B	
H	X	X	X	L
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Block Diagram





## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.8	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.2	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, I_{OH} = \text{Max}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$	54	2.5	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, I_{OL} = \text{Max}, V_{IL} = \text{Max}, V_{IH} = \text{Min}$				0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$				1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$	S or $\bar{G}$ input			100	$\mu\text{A}$
			A or B input			50	
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.5\text{V}$	S or $\bar{G}$ input			-4	mA
			A or B input			-2	
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-40		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$	Note 3		39	61	mA
			Note 4			81	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with 4.5V applied to all inputs and all outputs open.

Note 4: A inputs at 4.5V, B, G, S, inputs at or, and all outputs open.

Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

PARAMETER*	FROM (INPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Data	C <sub>L</sub> = 15pF R <sub>L</sub> = 280Ω	4	6	ns	
t <sub>PHL</sub>			4	6		
t <sub>PLH</sub>	Strobe		6.5	11.5	ns	
t <sub>PHL</sub>			7	12		
t <sub>PLH</sub>	Select		8	12	ns	
t <sub>PHI</sub>			8	12		

\*  $t_{PLH}$  = propagation delay time, low-to-high-level output.

\*  $t_{PHL}$  = propagation delay time, high-to-low-level output.

# For load circuit and voltage waveforms, see page 3-12.

# GD54/74S163A

## SYNCHRONOUS 4-BIT COUNTER: BINARY, SYNCHRONOUS CLEAR

### Feature

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs


### Description

This synchronous, presettable counter features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating.

This mode of operation eliminates the outputs counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input with form.

This counter is fully programmable; that is the outputs may be preset to either level. As presetting is synchronous setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

The clear function is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs



The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two counter-enable inputs and a ripple carry output. Both count-enable inputs (ENABLE P and ENABLE T) must be high to count, and ENABLE T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high level portion of the  $Q_A$  output. The high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.


### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Typical, Clear, Preset, Count, and Inhibit Sequences

Illustrated below is the following sequence:

1. Clear outputs to zero (synchronous)
2. Preset to binary twelve
3. Count to thirteen, fourteen fifteen, zero, one, and two
4. Inhibit



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54,74			-1	mA
$I_{OL}$	Low-level output current	54			20	mA
		74			20	
$f_{clock}$	Clock frequency		0		40	MHz
$t_W$	Width of clock or clear pulse		10			ns
$t_{release}$	Width of clear pulse Release time				4	ns
$t_{SU}$	Setup time	Data inputs A.B.C.D.	4			ns
		Enable P or T	12			
		Load	14			
		Clear	14			
$t_h$	Hold time	Data	3			ns
		Others	0			
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.8	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.2	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$ $I_{OH} = \text{Max}, V_{IH} = \text{Min}$	54	2.5	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$ $I_{OL} = \text{Max}, V_{IH} = \text{Min}$				0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$				1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ $V_I = 2.7\text{V}$	enable T			100	$\mu\text{A}$
			other inputs			50	
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ $V_I = 0.5\text{V}$	enable T			-4	mA
			other inputs			-2	
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-40		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$			95	160	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics,  $V_{CC}=5V$ ,  $T_A=25^\circ C$ 


PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> =15pF R <sub>L</sub> =280Ω	40	70		MHz
t <sub>PLH</sub>	Clock	Ripple carry		14	25	ns	
t <sub>PHL</sub>				17	25		
t <sub>PLH</sub>	Clock	Any Q		8	15	ns	
t <sub>PHL</sub>				10	15		
t <sub>PLH</sub>	Enable T	Ripple carry		10	15	ns	
t <sub>PHL</sub>				10	15		

\*  $f_{max}$ =maximum clock frequency\*  $t_{PLH}$ =propagation delay time, low-to-high-level output.\*  $t_{PHL}$ =propagation delay time, high-to-low-level output.

Note 1: propagation delay for clearing is measured from the clock transition for the S163A.

#For load circuit and voltage waveforms, see page 3-12.

## Function Block Diagram





# GD54/74S169A

## SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

### Features


- 'LS169A—binary counter
- Fully synchronous operation for counting and programming.
- Internal look-ahead for fast counting.
- Carry output for n-bit cascading.
- Fully independent clock circuit.

### Description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation is provided by having all F/Fs-clocked simultaneously, so that the outputs all change at the same time when so instructed by the countenable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising edge of the clock waveform.

These counters are fully programmable; that is, the outputs may each be preset either high or low. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load-input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry permits cascading counters for n-bit synchronous applications without additional gating. Both count-enable inputs ( $\bar{P}$  and  $\bar{T}$ ) must be low to count. The direction of the count is determined by the level of the up/down input 9. When the input is high, the counter counts up; when low, it counts down. Input T is fed forward to enable the carry outputs. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the  $Q_A$  output when counting up, and approximately equal to the low portion of the  $Q_A$  output when counting down. This low-level overflow carry pulse can be us-



ed to enable successively cascaded stages. Transitions at the enable  $\bar{P}$  or  $\bar{T}$  inputs are allowed regardless of the level of the clock input. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (enable  $\bar{P}$ , enable  $\bar{T}$ , load, up/down), which modify the operating mode, have no effect until clocking occurs. The function of the counter (when enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

### Mode Select Table

LOAD	$\bar{P}$	$\bar{T}$	U/D	Action on Rising Clock Edge
L	X	X	X	Load ( $i \rightarrow Q_i$ )
H	L	L	H	Count up
H	L	L	L	Count down
H	H	X	X	No change (Hold)
H	X	H	X	No change (Hold)

i: Data Inputs  
 Q: Outputs




## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$


## Function Block Diagram

54S169A, 74S169A BINARY COUNTERS



## Timing Diagram

**S169A Binary Counters**  
**Typical Load, Count, and Inhibit Sequences**



Sequence 1: Load (preset) to binary thirteen  
 Sequence 2: Count up to fourteen, fifteen, zero, one and two  
 Sequence 3: Inhibit  
 Sequence 4: Count down to one, zero, fifteen, fourteen and thirteen

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54, 74			-1	mA
$I_{OL}$	Low-level output current	54			20	mA
		74			20	
$f_{clock}$	Clock frequency		0		40	MHz
$t_w$	Width of clock pulse		10			ns
$t_{su}$	Set up time	Data inputs A,B,C,D.	4			ns
		Enable $\overline{P}$ or $\overline{T}$	14			
		Load	6			
		Up/Down	20			
$t_h$	Data hold time		1			ns
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.7	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$ $I_{OH} = \text{Max}, V_{IH} = \text{Min}$	54	2.5	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$ $I_{OL} = \text{Max}, V_{IH} = \text{Min}$				0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 7\text{V}$				1	mA
$I_{IH}$	High Level Input Current	$V_{CC} = \text{Max}$ $V_I = 2.7\text{V}$	Load	-10		-200	$\mu\text{A}$
			Enable $\overline{T}$			100	
			Other inputs			50	
$I_{IL}$	Low Level Input Current	$V_{CC} = \text{Max}$ $V_I = 0.4\text{V}$	Enable $\overline{T}$			-4	mA
			Other inputs			-2	
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-40		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)			100	160	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Note more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured after applying a momentary 4.5V, then ground, is applied to the CLOCK with all other inputs grounded and the outputs open.

Switching Characteristics,  $V_{CC}=5V$ ,  $T_A=25^{\circ}C$

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> = 15pF, R <sub>L</sub> = 280Ω	40	55		MHZ
t <sub>PLH</sub>	Clock	Ripple Carry			14	21	ns
t <sub>PHL</sub>					20	28	ns
t <sub>PHL</sub>	Clock	Any Q			8	15	ns
t <sub>PHL</sub>					11	15	
t <sub>PLH</sub>	Enable $\overline{T}$	Ripple Carry			6	12	ns
t <sub>PHL</sub>					15	25	
t <sub>PLH</sub> **	Up/Down	Ripple Carry			8	15	ns
t <sub>PHL</sub> **					16	22	

\*  $f_{max}$ =maximum clock frequency.  
 $t_{PLH}$ =propagation delay time, low-to-high-level output.  
 $t_{PHL}$ =propagation delay time, high-to-low-level output.  
\*\* The propagation delay from UP/DOWN to RIPPLE CARRY must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down Input is changed, the ripple carry output will follow. If the count is minimum, the ripple carry output transition will be in phase. If the count is maximum, the ripple carry output will be out of phase.

# GD54/74S174

## HEX D-TYPE FLIP FLOPS SINGLE RAIL OUTPUTS, COMMON DIRECT CLEAR

### Feature

- Contains Six Flip-Flops with Single-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Application Include: Buffer/Storage Registers  
Shift Registers  
Pattern Generators

### Description

These monolithic, positive-edge triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input.

Information at the D inputs meeting the setup time requirements is transferred to the outputs on the positivegoing edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positivegoing pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL or DTL circuits.

### Function Table (each flip-flop)

INPUTS			OUTPUTS	
CLEAR	CLOCK	D	Q	$\bar{Q}$
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	$Q_0$	$\bar{Q}_0$

\*↑=transition from low to high level.

\* $Q_0$ =the level of before the indicated steady state input conditions were established.

X=irrelevant


L=low level (steady state)

H=high level (steady state)

### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S ..... -55°C to 125°C  
74S ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C


### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Schematics of Inputs and Outputs

EQUIVALENT OF ALL INPUTS



TYPICAL OF ALL OUTPUTS



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$f_{clock}$	Clock frequency		0		75	MHz
$t_w$	Pulse width	Clock	7			ns
		Clear	10			
$t_{su}$	Set up time	Data input	5			ns
		Clear inactive-state	5			
$t_h$	Data hold time		3			ns
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.8	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}$ , $I_I = -18\text{mA}$				-1.2	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $I_{OH} = \text{Max}$ $V_{IH} = \text{Min}$	54	2.5	3.4		V
			74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}$ $V_{IL} = \text{Max}$ $I_{OL} = \text{Max}$ $V_{IH} = \text{Min}$				0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ , $V_I = 5.5\text{V}$				1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ , $V_I = 2.7\text{V}$				50	μA
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ , $V_I = 0.5\text{V}$				-2	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-40		-100	mA
$I_{CC}$	Supply	$V_{CC} = \text{Max}$				90   144	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$f_{max}$	Maximum clock frequency	$C_L = 15\text{pF}$  $R_L = 2\text{k}\Omega$	75	110		MHz
$t_{PHL}$	Propagation delay time, high-to-low-level output from clear			13	22	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock			8	12	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock			11.5	17	ns

\*For load circuit and voltage waveforms, see page 3-12.



Function Block Diagram




# GD54/74S175

## QUAD D-TYPE FLIP-FLOPS WITH CLEAR

### Features

- Contains Four Flip-Flops with Double-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications:  
Buffer/Storage Registers  
Shift Registers  
Pattern Generators

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Description

This monolithic, positive edge-triggered flip-flops utilize, TTL circuitry to implement D-type flip-flop logic.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.


### Function Table

INPUTS			OUTPUTS	
CLEAR	CLOCK	D	Q	$\bar{Q}$
L	X	X	L	H
H	$\uparrow^*$	H	H	L
H	$\uparrow^*$	L	L	H
H	L	X	$Q_0^*$	$\bar{Q}_0$

\* $\uparrow$ =transition from low to high level

\* $Q_0$ =the level of Q before the indicated steady-state input conditions were established.

### Function Block Diagram



Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$		54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$f_{clock}$	Clock frequency		0		75	MHz
$t_W$	Pulse Width	Clock	7			ns
		Clear	10			
$t_{SU}$	Set up time		5			ns
$t_h$	Data hold time		3			ns
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage	54		0.8		V
		74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.2	V
$V_{OH}$	High level output voltage	$V_{CC} = \text{Min } V_{IL} = \text{Max}$	54	2.5	3.4	V
		$I_{OH} = \text{Max } V_{IH} = \text{Min}$	74	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min } V_{IL} = \text{Max}$ $I_{OL} = \text{Max } V_{IH} = \text{Min}$			0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$			1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			50	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.5\text{V}$			-2	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-40		-100	mA
$I_{CC}$	Supply current	$V_{CC} = \text{Max}$ (Note 3)		60	96	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open and 4.5V applied to all DATA and CLEAR inputs,  $I_{CC}$  is measured after a momentary ground, then 4.5V applied to the CLOCK input.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$** 

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
$f_{\text{max}}$	Maximum clock frequency	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$	75	110		MHz
$t_{PLH}$	Propagation delay time, low-to-high-level output $\bar{Q}$ from clear			10	15	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output Q from clear			13	22	ns
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock			8	12	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock			12	17	ns

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S240,S241,S244

## OCTAL TRI-STATE BUFFERS/LINE DRIVERS/LINE RECEIVERS

### Features

- TRI-STATE outputs drive bus lines directly
- PNP inputs reduce DC loading on bus lines
- Hysteresis at inputs improves noise margins
- Typical  $I_{OL}$  (sink current)
  - 54S : 48mA
  - 74S : 64mA
- Typical  $I_{OH}$  (Source current)
  - 54S: -12mA
  - 74S: -15mA
- Typical propagation delay times
  - Inverting 4.5 ns
  - Noninverting 6 ns
- Typical enable/disable times 9 ns
- Typical power dissipation (enabled)
  - Inverting 450 mW
  - Noninverting 538 mW

### Description

These buffers/line drivers are designed to improve both the performance and PC board density of TRI-STATE buffers/drivers employed as memory-address drivers, clock drivers, and bus-oriented transmitters/receivers. Featuring 400 mV of hysteresis at each low current PNP data line input, they provide improved noise rejection and high fanout outputs, and can be used to drive terminated lines down to 133  $\Omega$

### Function Tables

54S/74S240

INPUTS		OUTPUT
$\overline{G}$	A	Y
H	X	Z
L	H	L
L	L	H

54S/74S244


INPUTS		OUTPUT
G	A	Y
H	X	Z
L	H	H
L	L	L

54S/74S241


INPUTS			OUTPUTS	
$1\overline{G}$	2G	A	Y	Z
H	L	X	Z	
L	H	H	H	
L	L	L	L	

### Pin Configuration


S240



S241




S244




Function Block Diagram


S240



S241



S244





**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-12	mA
		74			-15	
$I_{OL}$	Low-level output current	54			48	mA
		74			64	
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High level input voltage		2			V
$V_{IL}$	Low level input voltage	54		0.8		V
		74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC}=\text{Min}$ , $I_I=-18\text{ mA}$			-1.2	V
$V_{T+}-V_{T-}$	Hysteresis	$V_{CC}=\text{Min}$	0.2	0.4		V
$V_{OH}$	High-level output voltage	$V_{CC}=4.75\text{V}$ , $V_{IH}=2\text{V}$ $V_{IL}=0.8\text{V}$ , $I_{OH}=-1\text{ mA}$	2.7			V
		$V_{CC}=\text{Min}$ , $V_{IH}=2\text{V}$ $V_{IL}=0.8\text{V}$ , $I_{OH}=-3\text{ mA}$	2.4	3.4		
		$V_{CC}=\text{Min}$ , $V_{IH}=2\text{V}$ $V_{IL}=0.5\text{V}$ , $I_{OH}=\text{Max}$	2			
$V_{OL}$	Low Level Output Voltage	$V_{CC}=\text{Min}$ $V_{IL}=0.8\text{V}$ , $V_{IH}=2\text{V}$			0.55	V
			54		0.55	
$I_{OZH}$	Off-State Output Current, High-level Voltage Applied	$V_{CC}=\text{Max}$ , $V_O=2.4\text{V}$ $V_{IL}=0.8\text{V}$ , $V_{IH}=2\text{V}$			50	$\mu\text{A}$
$I_{OZL}$	Off-State Output Current, Low Level Voltage Applied	$V_{CC}=\text{Max}$ , $V_O=0.5\text{V}$ $V_{IL}=0.8\text{V}$ , $V_{IH}=2\text{V}$			-50	$\mu\text{A}$
$I_I$	Input Current at Maximum Input Voltage	$V_{CC}=\text{Max}$ , $V_I=5.5\text{V}$			1	mA
$I_{IH}$	High level input current	$V_{CC}=\text{Max}$ , $V_I=2.7\text{V}$			50	$\mu\text{A}$
$I_{IL}$	Low level input current	$V_{CC}=\text{Max}$ , $V_I=0.5\text{V}$	Any A		-400	$\mu\text{A}$
			Any G		-2	mA
$I_{OS}$	Short Circuit Output Current	$V_{CC}=\text{Max}(\text{Note 2})$	-50		-225	mA
$I_{CC}$	Supply Current	Outputs High	54S240	80	123	mA
			74S240	80	135	
			54S241/4	95	147	
			74S241/4	95	160	
		Outputs Low	54S240	100	145	mA
			74S240	100	150	
			54S241/4	120	170	
			74S241/4	120	180	
		Outputs Disabled	54S240	100	145	mA
			74S240	100	150	
			54S241/4	120	170	
			74S241/4	120	180	

Note 1: All typical values are  $V_{CC}=5.0\text{V}$ ,  $T_A=25^\circ\text{C}$ .


Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

## Switching Characteristics, $V_{CC} = 5V$ , $T_A = 25^\circ C$

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation Delay Time Low to High Level Output	$C_L=45\text{ pF}$ $R_L=90\Omega$	54/74S240	4.5	7	ns	
			54/74S241,244	6	9		
$t_{PHL}$	Propagation Delay Time High to Low Level Output	$C_L=45\text{ pF}$ $R_L=90\Omega$	54/74S240	4.5	7	ns	
			54/74S241,244	6	9		
$t_{PZL}$	Output Enable Time to Low Level	$C_L=45\text{ pF}$ $R_L=90\Omega$	54/74S240	10	15	ns	
			54/74S241,244	10	15		
$t_{PZH}$	Output Enable Time to High Level	$C_L=45\text{ pF}$ $R_L=90\Omega$	54/74S240	6.5	10	ns	
			54/74S241,244	8	12		
$t_{PLZ}$	Output Disable Time from Low Level	$C_L=5\text{ pF}$ $R_L=90\Omega$	54/74S240	10	15	ns	
			54/74S241,244	10	15		
$t_{PHZ}$	Output Disable Time from High Level	$C_L=5\text{ pF}$ $R_L=90\Omega$	54/74S240	6	9	ns	
			54/74S241,244	6	9		

## APPLICATIONS

### 54S/74S241'S USED AS REPEATER/LEVEL RESTORER



# GD54/74S242, S243

## QUADRUPLE BUS TRANSCEIVERS

### Features

- Two-Way Asynchronous Communication Between Data Buses
- P-N-P Inputs Reduce D-C Loading
- Hysteresis (Typically 400 mV) at Inputs Improves Noise Margin

### Description

These four data line transceivers are designed for asynchronous two-way communications between data buses. They can be used to drive terminated lines down to 133 ohms.

### Function Table


Control Inputs		S242 Data Port Status		S243 Data Port Status	
$\bar{G}AB$	GBA	A	B	A	B
H	H	$\bar{O}$	I	O	I
L	H	*	*	*	*
H	L	ISOLATED	I	ISOLATED	I
L	L	I	$\bar{O}$	I	O

\* Possibly destructive oscillation may occur in the transceivers are enabled in both directions at once.  
I = Input, O = Output,  $\bar{O}$  = Inverting Output


### Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S ..... -55°C to 125°C  
74S ..... 0°C to 70°C
- Storage temperature range ..... -65°C to 150°C

### S242



### S243



## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-12	mA
		74			-15	
$I_{OL}$	Low-level output current	54			12	mA
		74			24	
$T_A$	Operating free-air temperature	54	-55		125	°C
		74	0	70		

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High level input voltage			2		V
$V_{IL}$	Low level input voltage	54			0.8	V
		74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18 \text{ mA}$			-1.2	V
$V_{T+} - V_{T-}$	Hysteresis	$V_{CC} = \text{Min}$	0.2	0.4		V
$V_{OH}$	High-level output voltage	$V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V}$ $V_{IL} = 0.8 \text{ V}, I_{OH} = -1 \text{ mA}$		2.7		V
		$V_{CC} = \text{Min}, V_{IH} = 2 \text{ V}$ $V_{IL} = 0.8 \text{ V}, I_{OH} = -3 \text{ mA}$	2.4	3.4		
		$V_{CC} = \text{Min}, V_{IH} = 2 \text{ V}$ $V_{IL} = 0.5 \text{ V}, I_{OH} = \text{Max}$		2		
$V_{OL}$	Low level output voltage	$V_{CC} = \text{Min}, V_{IH} = 2 \text{ V}$ $V_{IL} = 0.8 \text{ V}, I_{OL} = \text{Max}$	54	0.25	0.4	V
			74	0.25	0.5	
$I_{OZH}$	Off-State Output Current, High level Voltage Applied	$V_{CC} = \text{Max}, V_O = 2.4 \text{ V}$ $V_{IL} = 0.8 \text{ V}, V_{IH} = 2 \text{ V}$			50	$\mu\text{A}$
$I_{OZL}$	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = \text{Max}, V_O = 0.5 \text{ V}$ $V_{IL} = 0.8 \text{ V}, V_{IH} = 2 \text{ V}$			-50	$\mu\text{A}$
$I_I$	Input Current at Maximum Input Voltage	$V_{CC} = \text{Max}, V_I = 5.5 \text{ V}$			1	mA
$I_{IH}$	High level input current	$V_{CC} = \text{Max}, V_I = 2.7 \text{ V}$			50	$\mu\text{A}$
$I_{IL}$	Low level input current	$V_{CC} = \text{Max}, V_I = 0.5 \text{ V}$	Any A		-400	$\mu\text{A}$
			Any G		-2	mA
$I_{OS}$	Short Circuit Output Current	$V_{CC} = \text{Max}(\text{Note 2})$		-50	-225	mA
$I_{CC}$	Supply Current	Outputs High	54S242	80	123	mA
			74S242	80	135	
			54S243	95	147	
			74S243	95	160	
		Outputs Low	54S242	100	145	mA
			74S242	100	150	
			54S243	120	170	
			74S243	120	180	
		Outputs Disabled	54S242	100	145	
			74S242	100	150	
			54S243	120	170	
			74S243	120	180	

Note 1: All typical values are  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ 

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation Delay Time Low to High Level Output	$C_L = 45 \text{ pF}$ $R_L = 90\Omega$	54S242		4.5	7	ns
			74S243		6	9	
$t_{PHL}$	Propagation Delay Time High to Low Level Output	$C_L = 45 \text{ pF}$ $R_L = 90\Omega$	54S242		4.5	7	ns
			74S243		6	9	
$t_{PZL}$	Output Enable Time to Low Level	$C_L = 45 \text{ pF}$ $R_L = 90\Omega$	54S242		10	15	ns
			75S243		10	15	
$t_{PZH}$	Output Enable Time to High Level	$C_L = 45 \text{ pF}$ $R_L = 90\Omega$	54S242		6.5	10	ns
			74S243		8	12	
$t_{PLZ}$	Output Disable Time from Low Level	$C_L = 5 \text{ pF}$ $R_L = 90\Omega$	54S242		10	15	ns
			74s243		10	15	
$t_{PHZ}$	Output Disable Time from High Level	$C_L = 5 \text{ pF}$ $R_L = 90\Omega$	54S242		6	9	ns
			74S243		6	9	



# GD54/74S251

## DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS


### Feature

- Three-State Outputs Interface Directly with System Bus
- Performs Parallel-to-Serial Conversion
- Complemently Outputs Provide True and Inverted Data
- Fully Compatible with Most TTL Circuits

### Description

These monolithic data selectors/multiplexers contain full on chip binary decoding to select one-of-eight data sources and feature a strobe controlled three state output. The strobe must be at a low logic level to enable these devices. The three-state outputs permit a number of outputs to be connected to a common bus. When the strobe input is high, both outputs are in a high impedances state in which both the upper and lower transistors of each totem-pole output are off and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL totem pole outputs.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Table

INPUTS			OUTPUTS	
SELECT		STROBE S	Y	W
C	B			
X	X	X	H	Z
L	L	L	L	D0
L	L	H	L	D1
L	H	L	L	D2
L	H	H	L	D3
H	L	L	L	D4
H	L	H	L	D5
H	H	L	L	D6
H	H	H	L	D7

H=high logic level, L=low logic level  
 X=irrelevant, Z=high impedance (off)  
 D0, D1 ...D7=the level of the respective D input

### Schematics of Inputs and Outputs



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Off-state output voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER	MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	4.75		5.25	V
$I_{OH}$	High-level output current			-6.5	mA
$I_{OL}$	Low-level output current			20	mA
$T_A$	Operating free-air temperature	0		70	$^{\circ}\text{C}$

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage	54		0.8		V
		74		0.8		
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.2	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, I_{OH} = \text{Max}, V_{IH} = \text{Min}$	54	2.4	3.4	V
			74	2.4	3.1	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}, I_{OL} = \text{Max}, V_{IH} = \text{Min}$			0.5	V
$I_{OZH}$	Off-state output current high-level voltage applied	$V_{CC} = \text{Max}, V_O = 2.4\text{V}, V_{IH} = \text{Min}, V_{IL} = \text{Max}$			50	$\mu\text{A}$
$I_{OZL}$	Off-state output current low-level voltage applied	$V_{CC} = \text{Max}, V_O = 0.5\text{V}, V_{IH} = \text{Min}, V_{IL} = \text{Max}$			-50	$\mu\text{A}$
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$			1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			50	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.5\text{V}$			-2	mA
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-40		-100	mA
$I_{CC}$	Supply current	$V_{CC} = 5.25\text{V}$ , All inputs at 4.5V All outputs open		55	85	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$** 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	A, B or C (4 levels)	Y	C <sub>L</sub> =15pF R <sub>L</sub> =280Ω	12	18	ns	
t <sub>PHL</sub>				13	19.5		
t <sub>PLH</sub>	A, B, or C (3 levels)	W		10	15	ns	
t <sub>PHL</sub>				9	13.5		
t <sub>PLH</sub>	Any D	Y		8	12	ns	
t <sub>PHL</sub>				8	12		
t <sub>PLH</sub>	Any D	W		4.5	7	ns	
t <sub>PHL</sub>				4.5	7		


#For load circuit and voltage waveforms, see page 3-12.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PZH</sub>	Strobe	Y	C <sub>L</sub> =50pF R <sub>L</sub> =280Ω	13	19.5		ns
t <sub>PZL</sub>				14	21		
t <sub>PZH</sub>	Strobe	W		13	19.5		ns
t <sub>PZL</sub>				14	21		
t <sub>PHZ</sub>	Strobe	Y	C <sub>L</sub> =5pF R <sub>L</sub> =280Ω	5.5	8.5		ns
t <sub>PLZ</sub>				9	14		
t <sub>PHZ</sub>	Strobe	W		5.5	8.5		ns
t <sub>PLZ</sub>				9	14		

- \*  $t_{PLH}$  = propagation delay time, low-to-high-level output
  - \*  $t_{PHL}$  = propagation delay time, high-to-low-level output
  - \*  $t_{PZH}$  = output enable time to high level
  - \*  $t_{PZL}$  = output enable time to low level
  - \*  $t_{PHZ}$  = output disable time from high level
  - \*  $t_{PLZ}$  = output disable time from low level
- #For load circuit and voltage waveforms, see page 3-12.

Function Diagram (Positive Logic)



# GD54/74S257

## QUAD DATA SELECTORS/MULTIPLEXERS: NON-INVERTED 3-STATE OUTPUTS

### Features

- TRI-STATE versions S157, S158, with same pin-outs
- Schottky-clamped for significant improvement in A-C performance
- Provides bus interface from multiple sources in high-performance system

### Description

These Schottky-clamped high-performance multiplexers feature TRI-STATE outputs that can interface directly with data lines of bus-organized systems. With all but one of the common outputs disabled (at a high impedance state), the low impedance of the single enabled output will drive the bus line to a high or low logic level. To minimize the possibility that two outputs will attempt to take a common is designed such that the output disable times are shorter than the output enable times.

This TRI-STATE output feature means that n-bit (paralleled) data selectors with up to 258 sources can be implemented for data buses. It also permits the use of standard TTL registers for data retention throughout the system.


### Function Table

INPUTS				OUTPUT
OUTPUT CONTROL	SELECT	A	B	Y
H	X	X	X	Z
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

X : Don't care

Z : High Impedance (off)


### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package

Suffix-J : Ceramic Dual In Line Package

### Function Block Diagram



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current	54			-2	mA
		74			-6.5	
$I_{OL}$	Low-level output current	54 74			20	mA
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage	54			0.8	V
		74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = -18\text{mA}$			-1.2	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$	54	2.4	3.4	V
		$I_{OH} = \text{Max}, V_{IH} = \text{Min}$	74	2.4	3.2	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$ $I_{OL} = \text{Max}, V_{IH} = \text{Min}$			0.5	V
$I_{OZH}$	Off-state output current high-level voltage applied	$V_{CC} = \text{Max}, V_O = 2.4\text{V}$ $V_{IH} = \text{Min},$			50	$\mu\text{A}$
$I_{OLH}$	Off-state output current low-level voltage applied	$V_{CC} = \text{Max}, V_O = 0.5\text{V}$ $V_{IH} = \text{Min},$			-50	$\mu\text{A}$
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$			1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{Max}$ S input			100	$\mu\text{A}$
		$V_I = 2.7\text{V}$ Any other			50	
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}$ S input			-4	mA
		$V_I = 0.5\text{V}$ Any other			-2	
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)	-40		-100	mA
$I_{CC}$	Supply Current	Outputs high		44	68	mA
		Outputs low	$V_{CC} = 5.25\text{V}$ (Note 3)	60	93	
		All outputs disabled		64	99	

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs open and all possible inputs grounded while achieving the stated output conditions.


Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Data	Any	C <sub>L</sub> =15 pF R <sub>L</sub> =280Ω	5	7.5	ns	
t <sub>PHL</sub>				4.5	6.5		
t <sub>PLH</sub>	Select	Any		8.5	15	ns	
t <sub>PHL</sub>				8.5	15		
t <sub>PZH</sub>	Output	Any		13	19.5	ns	
t <sub>PZL</sub>	Control			14	21		
t <sub>PHZ</sub>	Output	Any	C <sub>L</sub> =5pF R <sub>L</sub> =280Ω	5.5	8.5	ns	
t <sub>PLZ</sub>	Control			9	14		

\*  $t_{PLH}$  = propagation delay time, low-to-high-level output,  $t_{PZL}$  = output enable time to low level  
\*  $t_{PHL}$  = propagation delay time, high-to-low-level output,  $t_{PHZ}$  = output disable time from high level.  
\*  $t_{PZH}$  = output enable time to high level,  $t_{PLZ}$  = output disable time from low level.

#For load circuit and voltage waveforms, see page 3-12.

Application Example  
8-WORD, 4-BIT MULTIPLEXER





# GD54/74S280

## 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

### Feature


- Generates Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bits
- Can Be Used to Upgrade Existing Systems Using MSI Parity Circuits

### Description

These universal, monolithic, nine-bit parity generators/checkers utilize schottky-clamped TTL high performance circuitry and feature odd/even outputs to facilitate operation of either odd or even parity application. The wordlength capability is easily expanded by cascading.

This device can be used to upgrade the performance of most systems utilizing the 180 parity generator/checker. Although the S280 is implemented without expander inputs, the corresponding function is provided by the availability of an input at pin 4 and the absence of any internal connection at pin 3.

### Pin Configuration




Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package

### Function Table

NUMBER OF INPUTS A THRU I THAT ARE HIGH	OUTPUTS	
	ΣODD	ΣEVEN
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

### Functional Block Diagram



**Absolute Maximum Ratings**

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**Recommended Operating Conditions**

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
$I_{OH}$	High-level output current				-1	mA
$I_{OL}$	Low-level output current				20	mA
$T_A$	Operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		70	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.8	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC}=\text{Min}$ , $I_I=-18\text{mA}$				-1.2	V
$V_{OH}$	High-level output voltage	$V_{CC}=\text{Min}$ $V_{IL}=\text{Max}$	54	2.5	3.4		V
		$I_{OH}=\text{Max}$ $V_{IH}=\text{Min}$	74	2.7	3.4		
$V_{OL}$	Low-level output voltage	$V_{CC}=\text{Max}$ , $V_{IL}=\text{Max}$ $I_{OL}=\text{Max}$ $V_{IH}=\text{Min}$				0.5	V
$I_I$	Input current at maximum input voltage	$V_{CC}=\text{Max}$ , $V_I=5.5\text{V}$				1	mA
$I_{IH}$	High-level input current	$V_{CC}=\text{Max}$ , $V_I=2.7\text{V}$				50	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC}=\text{Max}$ , $V_I=0.5\text{V}$				-2	mA
$I_{OS}$	Short-circuit output current	$V_{CC}=\text{Max}$ (Note 2)		-40		-100	mA
$I_{CC}$	Supply current	$V_{CC}=\text{Max}$ (Note 3)	54		67	99	mA
			74		67	105	

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with the inputs grounded and outputs open.

Switching Characteristics,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$

SYMBOL *	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Data	Σ Even	C <sub>L</sub> = 15pF, R <sub>L</sub> = 280Ω	14	21	ns	
t <sub>PHL</sub>				11.5	18		
t <sub>PLH</sub>	Data	Σ Odd		14	21	ns	
t <sub>PHL</sub>				11.5	18		

\*  $t_{PLH}$ =Propagation delay time, low-to-high-level output.

$t_{PHL}$ =Propagation delay time, high-to-low-level output.

#For load circuit and voltage waveforms, see page 3-12.

# GD54/74S299

## 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

### Features


- Synchronous serial/parallel input-serial/parallel input
- Right shift and left shift functions
- Possible expansion of bit number
- 3-state outputs
- Common parallel input and output pins
- Direct reset input

### Description

The GD54/74 S299 is a semiconductor integrated circuit containing an 8-bit serial/parallel input-parallel output shift register function equipped with 3-state outputs and direct reset input.

Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are enabled or off.

### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
 Suffix-J : Ceramic Dual In Line Package


### Function Table

MODE	INPUTS					INPUTS/OUTPUTS								OUTPUTS				
	CLEAR	FUNCTION SELECT		OUTPUT CONTROL*		CLOCK G1	SERIAL		A/Q <sub>A</sub>	B/Q <sub>B</sub>	C/Q <sub>C</sub>	D/Q <sub>D</sub>	E/Q <sub>E</sub>	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/Q <sub>H</sub>	Q' <sub>A</sub>	Q' <sub>H</sub>
		S1	S0	G <sub>1</sub>	G <sub>2</sub>		SL	SR										
Clear	L L	X L	L X	L L	L L	L X	X X	X X	L L	L L	L L	L L	L L	L L	L L	L L	L L	L L
Hold	H H	L X	L X	L L	L L	X L	X X	X X	Q <sub>AO</sub> Q <sub>AO</sub>	Q <sub>BO</sub> Q <sub>BO</sub>	Q <sub>CO</sub> Q <sub>CO</sub>	Q <sub>DO</sub> Q <sub>DO</sub>	Q <sub>EO</sub> Q <sub>EO</sub>	Q <sub>FO</sub> Q <sub>FO</sub>	Q <sub>GO</sub> G <sub>GO</sub>	Q <sub>HO</sub> Q <sub>HO</sub>	Q <sub>AO</sub> Q <sub>AO</sub>	Q <sub>HO</sub> Q <sub>HO</sub>
Shift Right	H H	L L	H H	L L	L L	↑ ↑	X X	H L	H L	Q <sub>An</sub> Q <sub>An</sub>	Q <sub>Bn</sub> Q <sub>Bn</sub>	Q <sub>Cn</sub> Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	H L	Q <sub>Gn</sub> Q <sub>Gn</sub>
Shift Left	H H	H H	L L	L L	L L	↑ ↑	H L	X X	Q <sub>Bn</sub> Q <sub>Bn</sub>	Q <sub>Cn</sub> Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	Q <sub>Hn</sub> Q <sub>Hn</sub>	H L	Q <sub>Bn</sub> Q <sub>Bn</sub>	H L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

\* When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

a...h=the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.

Function Block Diagram



### Absolute Maximum Ratings

- |  |  |
|--|--|
| • Supply voltage, $V_{cc}$ .....       | 7V   |
| • Input voltage .....                  | 5.5V   |
| • Off-state output voltage .....       | 5.5V   |
| • Operating free-air temperature range |  |
| 54S .....                              | $-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ |
| 74S .....                              | $0^{\circ}\text{C}$ to $70^{\circ}\text{C}$    |
| • Storage temperature range .....      | $-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$ |

## Recommended Operating Conditions

SYMBOL	PARAMETER		54S299			74S299			UNITS
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
I <sub>OH</sub>	High Level Output Current (Q <sub>A</sub> thru Q <sub>H</sub> )				−2			−6.5	mA
	High Level Output Current (Q' <sub>A</sub> , Q' <sub>H</sub> )				−0.5			−0.5	
I <sub>OL</sub>	Low Level Output Current (Q <sub>A</sub> thru Q <sub>H</sub> )				20			20	mA
	High Level Output Current (Q' <sub>A</sub> , Q' <sub>H</sub> )				6			6	
f <sub>clock</sub>	Clock Frequency		0		50	0		50	MHz
t <sub>w(clock)</sub>	Width of clock pulse	Clock High	10			10			ns
		Clock Low	10			10			
t <sub>w(clear)</sub>	Width of clear pulse	Clear Low	10			10			
t <sub>su</sub>	Setup Time	Select	15↑			15↑			ns
		data High*	7↑			7↑			
		data Low*	5↑			5↑			
		clear inactive state	10↑			10↑			
t <sub>H</sub>	Hold Time (Select, Data*)		5↑			5↑			ns
t <sub>REL</sub>	Clear Release Time		10↑			10↑			ns
T <sub>A</sub>	Free Air Operating Temperature		−55		125	0		70	°C

\* Data includes the two serial inputs and the eight input/output data lines.



**Electrical Characteristics** over recommended operating free air temperature (unless otherwise noted)

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage					0.8	V
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{MIN}$ , $I_I = -18\text{mA}$			-1.2	V
$V_{OH}$	High-level output voltage	$Q_A$ thru $Q_H$	$V_{CC} = \text{MIN}$ , $V_{IH} = 2\text{V}$ , $V_{IL} = 0.8\text{V}$ , $I_{OH} = \text{MAX}$	2.4	3.2		V
		$Q'_A$ or $Q'_H$		2.7	3.4		
$V_{OL}$	Low-level output voltage		$V_{CC} = \text{MIN}$ , $V_{IH} = 2\text{V}$ , $V_{IL} = 0.8\text{V}$ , $I_{OL} = \text{MAX}$			0.5	V
$I_{OZH}$	Off-state output current, high-level voltage applied	$Q_A$ thru $Q_H$	$V_{CC} = \text{MAX}$ , $V_{IH} = 2\text{V}$ , $V_O = 2.4\text{V}$			100	$\mu\text{A}$
$I_{OZL}$	Off-state output current, low-level voltage applied	$Q_A$ thru $Q_H$	$V_{CC} = \text{MAX}$ , $V_{IH} = 2\text{V}$ , $V_O = 0.5\text{V}$			-250	$\mu\text{A}$
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{MAX}$ , $V_I = 5.5\text{V}$			1	mA
$I_{IH}$	High-level input current	A thru H, S0, S1	$V_{CC} = \text{MAX}$ , $V_I = 2.7\text{V}$			100	$\mu\text{A}$
		Any other				50	
$I_{IL}$	Low-level input current	Clock or clear	$V_{CC} = \text{MAX}$ , $V_I = 0.5\text{V}$			-2	mA
		S0, S1				-400	$\mu\text{A}$
		Any other				-250	
$I_{OS}$	Short-circuit output current	$Q_A$ thru $Q_H$	$V_{CC} = \text{MAX}$ (Note 2)	-40		-100	mA
		$Q'_A$ or $Q'_H$		-20		-100	
$I_{CC}$	Supply current		$V_{CC} = \text{MAX}$ (Note 3)		140	225	mA

Note 1: All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

**Switching Characteristics,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$** 

PARAMETER	FORM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>				50	70		MHz
t <sub>PLH</sub>	Clock	Q <sub>A</sub> ' or Q <sub>H</sub> '	C <sub>L</sub> =15pF,    R <sub>L</sub> =1KΩ,		12	20	ns
t <sub>PHL</sub>					13	20	
t <sub>PHL</sub>	Clear	Q <sub>A</sub> ' or Q <sub>H</sub> '			14	21	ns
t <sub>PLH</sub>	Clock	Q <sub>A</sub> thru Q <sub>H</sub>	C <sub>L</sub> =45pF,    R <sub>L</sub> =280Ω		15	21	ns
t <sub>PHL</sub>					15	21	
t <sub>PHL</sub>	Clear	Q <sub>A</sub> thru Q <sub>H</sub>			16	24	ns
t <sub>PZH</sub>	G̅1, G̅2	Q <sub>A</sub> thru Q <sub>H</sub>			10	18	ns
t <sub>PZL</sub>					12	18	
t <sub>PHZ</sub>	G̅1, G̅2	Q <sub>A</sub> thru Q <sub>H</sub>	C <sub>L</sub> =5pF,    R <sub>L</sub> =280Ω		7	12	ns
t <sub>PLZ</sub>					7	12	

Note 3:  $I_{CC}$  is measured with all outputs open, A, B, and C1 input at 4.5V, and C2, G1, and G2 inputs grounded.

# GD54/74S374

## OCTAL D-TYPE FLIP-FLOPS; 3-STATE OUTPUTS COMMON OUTPUT CONTROL COMMON CLOCK

### Feature

- D-Type-Flips in a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Clock/Enable Input Has Hysteresis to Improve Noise Rejection
- P-N-P Inputs Reduce D-C Loading on Data Lines

### Description


These 8-bit flip-flops feature three-state outputs designed specifically for driving high capacitive or relatively low-impedance loads. This is particularly suitable for implementing buffer registers, I/O port, bidirectional bus drivers, and working registers.

The eight flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock the Q outputs will be set to the logic levels that were set up at the D inputs.


A buffered output-control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull up components.

The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

### Schematics of Inputs and Outputs




### Pin Configuration



Suffix-Blank: Plastic Dual In Line Package  
Suffix-J : Ceramic Dual In Line Package

### Function Table

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	
L	↑	H	H
L	↑	L	L
L	L	X	$Q_0$
H	X	X	Z



## Absolute Maximum Ratings

- Supply voltage,  $V_{CC}$  ..... 7V
- Input voltage ..... 5.5V
- Operating free-air temperature range 54S .....  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
74S .....  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Storage temperature range .....  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$
- Off-state output voltage ..... 5.5V

## Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		4.75		5.25	V
$V_{OH}$	High-level output voltage				5.5	V
$I_{OH}$	High-level output current	54			-2	mA
		74			-6.5	
$I_{OL}$	Low-level output current				20	mA
$t_W$	Width of clock or enable pulse	High	6			ns
		Low	7.3			
$t_{SU}$	Data setup time		5†			ns
$t_h$	Data hold time		2†			ns
$t_A$	operating free-air temperature	54	-55		125	$^{\circ}\text{C}$
		74	0		75	

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT
$V_{IH}$	High-level input voltage			2			V
$V_{IL}$	Low-level input voltage		54			0.8	V
			74			0.8	
$V_{IK}$	Input clamp voltage	$V_{CC}=\text{Min}$ , $I_I=-18\text{mA}$				-1.5	V
$V_{OH}$	High-level output voltage	$V_{CC}=\text{Min}$ $I_{OH}=\text{Max}$	54	2.4	3.4		V
		$V_{IL}=\text{Max}$ $V_{IH}=\text{Min}$	74	2.4	3.1		
$V_{OL}$	Low-level output voltage	$V_{CC}=\text{Min}$ $I_{OL}=\text{Max}$	$V_{IL}=\text{Max}$ $V_{IH}=\text{Min}$			0.5	V
$I_{OZH}$	Off-state output current high-level voltage applied	$V_{CC}=\text{Max}$ , $V_O=2.4\text{V}$ $V_{IH}=\text{Min}$ , $V_{IL}=\text{Max}$				50	$\mu\text{A}$
$I_{OZL}$	Off-state output current low-level voltage applied	$V_{CC}=\text{Max}$ , $V_O=0.5\text{V}$ $V_{IH}=\text{Min}$ , $V_{IL}=\text{Max}$				-50	$\mu\text{A}$
$I_I$	Input current at maximum input voltage	$V_{CC}=\text{Max}$ , $V_I=5.5\text{V}$				1	mA
$I_{IH}$	High-level input current	$V_{CC}=\text{Max}$ , $V_I=2.7\text{V}$				50	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{CC}=\text{Max}$ , $V_I=0.5\text{V}$				-250	$\mu\text{A}$
$I_{OS}$	Short-circuit output current	$V_{CC}=\text{Max}$ (Note 2)		-40		-100	mA
$I_{CC}$	Supply current	$V_{CC}=5.25\text{V}$				90 140	mA

Note 1: All typical values are at  $V_{CC}=5\text{V}$ ,  $T_A=25^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

Switching Characteristics, V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C


PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
f <sub>max</sub>			C <sub>L</sub> = 15pF, R <sub>L</sub> = 280Ω	75	100		MHz
t <sub>PLH</sub>	Clock or enable	Any Q		8	15		ns
t <sub>PHL</sub>				11	17		
t <sub>PZH</sub>	Output control	Any Q	C <sub>L</sub> = 15pF, R <sub>L</sub> = 280Ω,	8	15		ns
t <sub>PZL</sub>				11	18		
t <sub>PHZ</sub>	Output control	Any Q	C <sub>L</sub> = 5pF, R <sub>L</sub> = 280Ω (Note 1)	5	9		ns
t <sub>PLZ</sub>				7	12		

\* f<sub>max</sub> = maximum clock frequency  
t<sub>PLH</sub> = propagation delay time, low-to-high-level output  
t<sub>PHL</sub> = propagation delay time, high-to-low-level output  
t<sub>PZH</sub> = output enable time to high level  
t<sub>PZL</sub> = output enable time to low level  
t<sub>PHZ</sub> = output disable time from high level  
t<sub>PLZ</sub> = output disable time from low level

Note 1: maximum clock frequency is tested with all outputs loaded

#For load circuit and voltage waveforms, see page 3-12.

Function Block Diagram





NUMERICAL/FUNCTIONAL INDEX	1
FUNCTIONAL INDEX/SELECTION GUIDE	2
TTL CHARACTERISTICS	3
GD74LS FAMILY CIRCUITS	4
GD74S FAMILY CIRCUITS	5
QUALITY ASSURANCE MANUAL	6
ORDERING INFORMATION & PACKAGE DIMENSION	7
GOLDSTAR SEMICONDUCTOR SALES NETWORK	8

---

# **QUALITY ASSURANCE MANUAL**

## **1. INTRODUCTION**

## **2. QUALITY ASSURANCE SYSTEM**

- 2.1 Quality Assurance at the Development State
- 2.2 Quality Assurance at the Mass Production State
  - 2.2.1 Control of Material Purchasing
  - 2.2.2 Control of The Manufacturing Process
  - 2.2.3 Environment Control
  - 2.2.4 Control of Production and Instrument

## **3. RELIABILITY TEST**

- 3.1 Principle of Reliability
- 3.2 Reliability Test Items and Conditions

## **4. SUMMARY**

## **5. HANDLING AND STORAGE INSTRUCTION**



## 1. INTRODUCTION

In recent years, advances in integrated circuit have been rapid with increasing density and speed accompanied by decreasing cost. To meet these advances, there are three basic ingredients in the manufacture of reliable integrated circuits.

First, The device must be designed with the user's applications and reliability requirements in mind. Secondly, The device must be manufactured with the optimum technology for the application.

Thirdly, Controls must be established to assure maintenance of the quality/reliability levels.

Goldstar Semiconductor has a Quality Assurance System and conducts extensive reliability testing to supply its customer's needs.

This report presents Quality Assurance System and Reliability test results of Goldstar Semiconductor Company Products.

## 2. QUALITY ASSURANCE SYSTEM

To ensure that customers are satisfied with the products that are supplied, quality assurance programs are used at both the design and manufacturing phases, focusing on the following points:

- (1) In the development stage, reliability is designed into products. A thorough evaluation of reliability is performed to ascertain whether the design will lead to the desired quality and reliability.
- (2) Efforts are made at the manufacturing stage of quality control to assure that quality and reliability are built into products. Intermediate, final, and quality assurance inspection are used to verify that the desired quality and reliability have been achieved.
- (3) Information with regard to quality is fed back in a timely manner so that the required corrective action can be taken by quality assurance personal.

### 2.1 Quality Assurance at the Development Stage

It is not an exaggeration to say that the fundamental quality and reliability of a discrete semiconductor device or an integrated circuit is determined at the design stage. Thus, to eliminate design problems and provide design improvements while attaining the desired quality and reliability, design reviews are performed on prototypes assure product quality. Particularly in the case of integrated circuits, bread-board models of the circuit using standard components can be an effective means of evaluating the required characteristic and quality. In addition CAD technology may be used to aid in the design of circuits and devices based on design standards.

Between the development stage, and mass production, there are two steps of prototype and pre-production (trial mass production).

At the prototype development stage, new theories, technologies and concepts are used by the development department to design and produce a new product. To determine whether the desired goals for characteristics, ratings, and reliability have been met, primary type test is performed at this stage. Based on these results, thorough investigations are made by both the engineering and quality assurance departments. Should product deficiencies arise, inspections and failure analysis are performed to enable improvements of the development prototype.

At the pre-production stage, the production department produces sufficient products having quality equal to or superior to the prototype. At this stage, secondary type test is used to verify quality. The required product specifications, operation instructions, drawings, etc., are produce at this stage in addition to the required manufacturing facilities.

## 2.2 Quality Assurance at the Mass Production Stage

At the mass production stage, the production department takes over production of product based on production planning. To maintain equal or better quality than that obtained in previous stages, careful control of materials purchasing, production processing, environment and facilities is performed. In addition, in process inspections and final inspections provide the required information with regard to partiality completed and completed devices to assure overall quality.

### 2.2.1 Control of Materials Purchasing

While the responsibility for quality of individual materials purchased from vendors based on drawings and purchase specifications is the responsibility of the vendor, the corporation provides data from incoming inspection of sampled products as a means of monitoring quality and assuring materials quality.

Selection of vendors is made after an investigation of quality control, management, facilities and production capacity of the vendor, placing heavy emphasis on quality. Next, a meeting is held with the vendor concerning the purchase specifications, and prototypes or sample evaluations are used to verify quality at the beginning of a purchase cycle or after a change in manufacturing method or specifications.

### 2.2.2 Control of the Manufacturing Process

To prototype products of high quality in an economic manner, quality must be built-in at the manufacturing stage. To do this, work is carried out in accordance with operation instructions and check sheets are used to control those aspects of manufacturing that could affect quality. For example, such information as the purity of water, atmosphere, furnace temperature and gas flow are recorded. In addition, because of their great influence on diffusion, diffusion depth and surface density are recorded and used as control data for process conditions. Also, operations such as wire bonding which are affected by differences of individuals have been fully automated to contribute to product uniformity.

In-process inspections and final inspections are performed to evaluate product quality including outward appearance, dimensions, structure, as well as mechanical and electrical characteristics. The data obtained by such inspections is fed back to earlier processes to maintain and improve product quality as well as reduce variations in these areas.

Wafer processing and assembly inspections are part of the in-process inspection program, each contributing to the concept of building in quality at the manufacturing stage by providing self checks and the inspections performed by the quality control department. A final inspection of all products is performed to verify electrical characteristics as well as outward appearance of products. In addition, to improve product quality uniformity, debugging is used as a means of eliminating products which do not meet quality specifications. Again, data from these inspections are useful in quality control.


Products which have passed final inspection are then subjected to quality assurance inspections. This is a form of overall inspection from the standpoint of the end user and is used to accept or reject products on a lot basis, including tests of outward appearance, electrical characteristics, thermal and mechanical environment, and endurance. As an additional control test, samples are made periodically for evaluation of reliability. These tests include those of electrical characteristics, thermal and mechanical environment, and endurance for long periods of operation. The information on quality obtained by such quality assurance inspections is fed back in a timely fashion to the related departments, enabling the maintenance and improvement of quality as well as providing a means of predicting product quality in the market place.

## STANDARD ASS'Y FLOW CHART OF GSS

FLOW CHART	PROCESS TITLE	QC POINT
<pre> graph TD     Start([Start]) --&gt; Wafer(( ))     Wafer --&gt; FoilMount(( ))     FoilMount --&gt; WaferSawing(( ))     WaferSawing --&gt; QC1[QC Monitor * DI Water * Visual]     QC1 --&gt; DieBond(( ))     DieBond --&gt; QC2[QC Monitor * Visual * Die Shear]     QC2 --&gt; WireBond(( ))     WireBond --&gt; QC3[QC Monitor * Visual * Bond pull * Crater]     QC3 --&gt; 3rdOpticalInsp[3rd Optical Insp.]     3rdOpticalInsp --&gt; QC4[QC 3/0 gate * Visual]     QC4 --&gt; Molding(( ))     Molding --&gt; QC5[QC Monitor * Visual * X-Ray Monitor]     QC5 --&gt; DeflashTrimForm(( ))     DeflashTrimForm --&gt; End([End])     </pre>	Wafer	
	Foil Mount	
	Wafer Sawing	
	Q.C Monitor * DI Water * Visual	RESISTIVITY VISUAL
	Die Bond	
	Q.C Monitor * Visual * Die Shear	APPEARANCE STRENGTH
	Wire Bond	
	Q.C Monitor * Visual * Bond pull * Crater	APPEARANCE APPEARANCE, STRENGTH CRATER
	3rd Optical Insp.	
	Q.C 3/0 gate * Visual	APPEARANCE
	Molding	SPRIAL FLOW
	Q.C Monitor * Visual * X-Ray Monitor	APPEARANCE X-RAY INSP.
	Deflash/Trim/Form	
	Q.C Monitor * Visual/Dimension	APPEARANCE/DIMENSION

# QUALITY ASSURANCE MANUAL

FLOW CHART	PROCESS TITLE	QC POINT
<pre> graph TD     Start(( )) --&gt; A[ ]     A --&gt; B[ ]     B --&gt; C{ }     C --&gt; D[ ]     D --&gt; E[ ]     E --&gt; F[ ]     F --&gt; G[ ]     G --&gt; H{ }     H --&gt; I[ ]     </pre>	Solder-Dipping	TEMPERATURE. % OF Sn APPEARANCE
	Q.C Monitor * Temp of S/Bath * Sn in Solder * Solderability	
	4th Optical Insp	
	4th O/Gate * Visual	APPEARANCE
	Temp. cycle (Option)	
	Mark & Cure	
	Final Visual/Mech.	
	Initial Class	
	Burn-In (Option)	
	Final Test	
	Q.C Final Gate * Visual	APPEARANCE
	* Electrical	
	RELIABILITY TEST	
	* LIFE TEST LTPD: 5%	ELECTRICAL PARAMETERS * D.C & SPEED
	* 85/85 TEST LTPD: 10%	* FUNCTION
	* PRESSURE POT LTPD: 10%	ENVIRONMENTAL TEST
	* THERMAL SERIES LTPD: 10%	MECHANICAL TEST
	* LEAD INTEGRITY LTPD: 20%	AND ENDURANCE TEST
	* PHYSICAL DIMENSION LTPD: 15%	

FLOW CHART	PROCESS TITLE	QC POINT
	<p>* RESISTANCE TO SOLVENTS LTPD: 15%</p> <p>* SOLDERABILITY LTPD: 10%</p> <p>Packing</p> <p>Q.C Pack Gate</p> <p>Ship</p> <p>* ESD MONITOR (ALL PROCESS)</p>	

### 2.2.3 Environmental Control

In the semiconductor industry, the environment plays a large role in influencing product quality and reliability. Control levels for dust, humidity, and temperature are set and rigidly maintained. The gases or water used in the production plant are carefully controlled to ensure high level of purity.

The control of dust is particularly important in reducing manufacturing defects and improving quality and reliability. For this reason the Corporation places heavy emphasis in this area, providing strict controls of working conditions and periodic checks to verify that these are being maintained.

### 2.2.4 Control of Production Equipment and Instrumentation.

The semiconductor industry is an equipment intensive industry having adopted a large variety of automatic equipment and high performance facilities to provide uniform high quality. The control of such equipment and instrumentation is extremely important in the manufacture of devices. For this reason, to eliminate loss of accuracy and equipment failures, periodic preventive maintenance and inspections are performed.

## 3. RELIABILITY TEST

### 3.1 Principle of Reliability

The fundamental principles of reliability engineering predict that the failure rate of any group of devices as a function of time will follow a curve similar to Figure 1. The curve is divided into three regions: Infant Mortality, Random Failures and Wearout Failures. These regions describe the principal classes of failure mechanisms encountered in that portion of the life of a device.


Infant Mortality represents the early life failures of a device. Failures in this region are usually associated with one or more manufacturing defects. After some period of time the failure rate reaches a low value or the Random failure portion of the curve that represents the useful portion of device life. Infant Mortal



failures are eliminated prior to customer shipment by high voltage cell stress, HTRB and reliability screen testing. (Baking, Temp Cycle, Burn-IN)

Wearout failures occur at the end of the device's useful life and are characterized by rapidly rising failure rate with time. This does not occur before hundreds of years for integrated circuits.

Associated with each portion of the curve are specific failure mechanisms. These failure mechanisms have been extensively discussed in the literature.



**Figure 1. Reliability Life (Bath-tub) Curve**

## 3.2 Reliability Test Items and Conditions

### I. Group A: ELECTRICAL TEST

TEST ITEMS.	METHOD.	MIL-STD-883C	GOLDSTAR SEMI.
1. STATIC TEST (AT 25°C)		LTPD 2 : S/S = 266 C = 26	
2. STATIC TEST (AT MAX. OP. TEMP.)		LTPD 3 : S/S = 176 C = 2	AQL = 0.04% S/S = 315 C = 0
3. STATIC TEST (AT MIN. OP. TEMP.)		LTPD 5 : S/S = 105 C = 2	
4. DYNAMIC TEST (AT 25°C)		LTPD 2 : S/S = 266 C = 2	
5. DYNAMIC TEST (AT MAX. OP. TEMP.)		LTPD 3 : S/S = 176 C = 2	
6. DYNAMIC TEST (AT MIN. OP. TEMP.)		LTPD 5 : S/S = 105 C = 2	
7. FUNC. TEST (AT 25°C)		LTPD 2 : S/S = 266 C = 2	
8. FUNC. TEST (AT MAX. MIN OP. TEMP.)		LTPD 5 : S/S = 105 C = 2	
9. SWITCHING (AT 25°C)		LTPD 2 : S/S = 266 C = 2	
10. SWITCHING (AT MAX. OP. TEMP.)		LTPD 3 : S/S = 176 C = 2	
11. SWITCHING (AT MIN. OP. TEMP.)		LTPD 5 : S/S = 105 C = 2	



# QUALITY ASSURANCE MANUAL

## II. Group B : Per Lot

TEST ITEMS.	METHOD.	MIL-STD-883C	GOLDSTAR SEMI.
Sub 1 PHYSICAL DIMENSION	2016	n = 2 : c = 0	n = 2 : c = 0
Sub 2 RESISTANCE TO SOLVENTS	2015	n = 4 : c = 0	LTPD 15% S/S = 15 C = 0
Sub 3 SOLDERABILITY TEST	2022 2003	LTPD 15% S/S = 15 C = 0	LTPD 10% S/S = 22 C = 0
Sub 4 INTERNAL VISUAL & MECHANICAL	2014	n = 1 : c = 0	n = 1 : c = 0
Sub 5 BOND STRENGTH	2011	LTPD 15% S/S = 15 C = 0	LTPD 15% S/S = 15 C = 0
Sub 6 INTERNAL WATER VAPOR CONTENT	1018	n = 3 : c = 0 or n = 5 : c = 1	NOT BEING
Sub 7 SEAL			
FINE LEAK	1014	LTPD 5% S/S = 45	LTPD 5% S/S = 45
GROSS LEAK		C = 0	C = 0
Sub 8			
A) ELECTRICAL PARAMETERS	Gr A	n = 15 : c = 0	LTPD 10% S/S = 22
B) E. S. D CLASSIFICATION	3015		C = 0
C) ELECTRICAL PARAMETERS	Gr A		

## III. Group C : PERIODIC : DIE-RELATED TESTS

TEST ITEMS.	METHOD.	MIL-STD-883C	GOLDSTAR SEMI.
Sub 1			
A) STEADY STATE LIFE TEST	1005	AT 125°C : 1000 HRS	AT 125°C : 1000 HRS
B) END POINT ELECTRICAL.		LTPD 5% S/S = 77 C = 1	LTPD 5% S/S = 77 C = 1
Sub 2			
A) TEMPERATURE CYCLE	1010	TEST COND. C LTPD 15% S/S = 25, C = 1	TEST COND. C : 100 CYCLE LTPD 15% S/S = 25, C = 1
B) CONSTANT ACCELERATION	2001	TEST COND. E Y1 ORIENTATION ONLY	TEST COND. E Y1 ORIENTATION ONLY
C) SEAL	1014		
FINE LEAK		TEST COND. B	TEST COND. B
GROSS LEAK		TEST COND. C	TEST COND. C
D) VISUAL EXAMINATION	1010		
E) END POINT ELECTRICAL.	1011		

## IV. Group D : PACKAGE RELATED TESTS

TEST ITEMS.	METHOD.	MIL-STD-883C		GOLDSTAR SEMI.	
Sub 1 PHYSICAL DIMENSION	2016	LTPD 15%	S/S = 15 C = 0	LTPD 15%	S/S = 15 C = 0
Sub 2 A) LEAD INTERGRITY	2004	LTPD 15%	S/S = 15 C = 0	LTPD 15%	S/S = 15 C = 0
B) SEAL	1014				
FINE LEAK		TEST COND. B		TEST COND. B	
GROSS LEAK		TEST COND. C		TEST COND. C	
Sub 3 A) THERMAL SHOCK	1011	COND. B : 15 CYCLES LTPD 15%	S/S = 15 C = 0	NOT BEING	
B) TEMPERATURE CYCLE	1010	TEST COND. C : 100 CYCLE		TEST COND. C : 100 CYCLE	
C) MOISTURE RESISTANCE	1004				
D) SEAL	1004				
FINE LEAK		TEST COND. B		TEST COND. B	
GROSS LEAK		TEST COND. C		TEST COND. C	
E) VISUAL EXAMINATION	1010 & 1004				
F) END POINT ELECTRICAL.					
Sub 4 A) MECHANICAL SHOCK	2002	LTPD 15%	S/S = 15 C = 0	LTPD 15%	S/S = 15 C = 0
B) VIBRATION, VARIABLE FREQUENCY	2007	COND. B TEST COND. A		COND B TEST COND. A	
C) CONSTANT ACCELERATION	2001	TEST COND. E Y1 ORIENTATION ONLY		TEST COND. E Y1 ORIENTATION ONLY	
D) SEAL	1014				
FINE LEAK		TEST COND. B		TEST COND. B	
GROSS LEAK		TEST COND. C		TEST COND. C	
E) VISUAL EXAMINATION	1010 & 1011				
F) END POINT ELECTRICAL.					
Sub 5 A) SALT ATMOSPHERE	1009	LTPD 15%	S/S = 15 C = 0	NOT BEING	
B) VISUAL EXAMINATION	1009	COND A			
C) END POINT ELECTRICAL.					
Sub 6 INTERNAL WATER VAPOR CONTENT (5000 PPM)	1018	n = 3 : c = 0 or n = 5 : c = 1		NOT BEING	
Sub 7 ADHESION OF LEAD FINISH	2025	LTPD 15%	S/S = 15 C = 0	LTPD 15%	S/S = 15 C = 0
Sub 8 LID TORQUE	2024	n = 5 : c = 0		n = 5 : c = 0	

# QUALITY ASSURANCE MANUAL


## V. Group E : RADIATION HARDNESS ASSURANCE TESTS

TEST ITEMS.	METHOD.	MIL-STD-883C	GOLDSTAR SEMI.
Sub 1 NEUTRON IRRADIATION A) QUALIFICATION B) QCI	1017	at 25°C n = 15 : c = 0 n = 11 : c = 0	NOT BEING
Sub 2 STEADY-STATE TOTAL DOSE IRRADIATION A) QUALIFICATION B) QCI	1019	at 25°C n = 15 : c = 0 n = 11 : c = 0	NOT BEING

# QUALITY ASSURANCE MANUAL


## FMA FLOW CHART

### PROCEDURE OF FAILURE ANALYSIS



- CLAIM, COMPLAINT
- IF REQUIRED, SEND DEVICE FAILED TO QC DEPT.
- \* FAILURE ANALYSIS
- DETAILED INVESTIGATION.
- CORRECTIVE ACTION
- PREVENTION OF REOCCURENCE
- REPORT THE RESULT
- ANSWER TO THE CLAIM.

### \* FAILURE ANALYSIS



PLASTIC-DIP ONLY

ITEM	TEST ITEM	TEST CONDITION	QUALITY APPROVAL				QUALITY CONFORMANCE			
			TEST FREQ	S/S	LTPD	# of ACC.	TEST FREQ	S/S	LTPD	# of ACC.
1	Visual Inspection	Outgoing Visual Specification		—	—	—	Every Lot		AQL 0.065%	0
2	Electrical Test (DC/AC)	Outgoing Test Specification		—	—	—	Every Lot		AQL 0.04%	0
3	Dimension	Lead Thickness	Every Lot	5	—	0	Every Lot	1	—	0
4	Dimension	All Dimension	Every Week	5	—	0	Every Week	1	—	0
5	Packaging Inspection	Outgoing Packaging Specification		—	—	—	Every Lot	All	—	0
6	High Temperature Operating Life Test	Ta=125 C, t=1000 HRS Vcc=5V	Every 3 Month	77	5	1	Every Week	38	10	1
7	High Temperature Storage Test	Ta=150 C, t=1000 HRS	Every 3 Month	38	10	1		—	—	—
8	Biased Humidity Test	Ta=85 C 35% RH Vcc=5V, t=1000	Every 3 Month	38	10	1	Every Week	38	10	1
9	Pressure Pot	Ta=121 C, 30 PSIG 100% RH, 100 HRS	Every 3 Month	38	10	1	Every Week	25	15	0
10	Temperature Cycle Test	-65 C 25 C 150 C 10 Min, 5 Min, 10 Min 200 Cycle	Every 3 Month	38	10	1	Every Week	22	10	0
11	Lead Integrity	3 X, 90 Arcs 5 Units	Every 3 Month	15	15	0		—	—	—
12	Solderability	Solder Temp 240 5°C, Steam Aging 1 HRS Flux 6Sec, Solder 5Sec	2 Times / Weeks	22	10	0	2 Times / Weeks	22	10	0
13	Resistance to Solvents		Every Lot	15	15	0	Every Lot	15	15	0
14	Electro Static Discharge	MIC-STD-883C METHOD 3015	Every Lot	22	10	0	Every Lot	15	15	0

## 4. SUMMARY

This report has presented quality assurance system and reliability test on GoldStar Semiconductor devices. According to the reliability test results and actual experimental data of operating life test, it is concluded that GoldStar devices are high quality devices and the incoming failure rate is expected to be less than 0.04%.

## 5. HANDLING AND STORAGE INSTRUCTION

### 5.1 HANDLING PRECAUTIONS

For all devices, the following practices should be observed for protection against high electrical static discharges.

5.1.1 Device leads should be in contact with a conductive material except when being tested or in actual operation.

5.1.2 Conductive parts tools, fixtures, soldering irons and handling equipment should be grounded to handle the devices.

5.1.3 Devices should not be inserted into or removed from test stations unless the power is off.

5.1.4 Neither should signals be applied to the input while the device power supply is in an off condition.

5.1.5 Operators should use grounded wrist straps and work conductive surfaces should be also grounded.

### 5.2 STORAGING PRECAUTIONS.

There are several basic requirements in case of long term storage for semiconductor devices.


5.2.1 Store the devices in a covered or sealed antistatic container.

5.2.2 Store the devices in an environment of no more than 60% relative humidity.

5.2.3 Store the devices in a inert atmosphere not exceeding  $+125^{\circ}\text{C}$  or no more than  $-55^{\circ}\text{C}$ .

5.2.4 Physical force is not permitted on any leads or plastic body when the devices are stored for prevention damage of device.





NUMERICAL/FUNCTIONAL INDEX	1
FUNCTIONAL INDEX/SELECTION GUIDE	2
TTL CHARACTERISTICS	3
GD74LS FAMILY CIRCUITS	4
GD74S FAMILY CIRCUITS	5
QUALITY ASSURANCE MANUAL	6
ORDERING INFORMATION & PACKAGE DIMENSION	7
GOLDSTAR SEMICONDUCTOR SALES NETWORK	8


## Ordering Information

Marking Code Formats of GS Bipolar TTL are Shown as Following Example:

Ex: GD 74 LS 373 A P  
(1) (2) (3) (4) (5) (6)

- (1) GD: Prefix of GS Digital IC
- (2) Operating Temperature Range  
74; 0°C to + 70°C  
54; -55°C to +125°C
- (3) Classification of TTL  
LS: Low Power Schottky TTL  
S: Schottky TTL
- (4) Consecutive Number to Indicate the Each Type
- (5) Alphabet: Series Improved.
- (6) Package Type  
Blank : Plastic Dual In Line Package  
J : Cermic Dual In Line Package  
D : Small Outline Package

PLASTIC DIP




(INCHES)

SYMBOL	14 PIN		16 PIN		20 PIN		24 PIN	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	0.743	0.778	0.743	0.780	1.013	1.040	1.243	1.270
B	0.245	0.255	0.245	0.255	0.263	0.273	0.535	0.545
C	0.145	0.200	0.145	0.200	0.145	0.200	0.170	0.210
D	0.015	0.021	0.015	0.021	0.015	0.021	0.015	0.021
F	TYP 0.065		TYP 0.065		TYP 0.065		TYP 0.065	
G	0.09	0.11	0.09	0.11	0.09	0.11	0.09	0.11
H	—	0.075	0.015	0.045	0.055	0.065	0.06	0.09
J	0.009	0.015	0.009	0.015	0.009	0.015	0.009	0.015
K	0.125	0.140	0.125	0.140	0.125	0.140	0.125	0.140
L	0.300	0.320	0.300	0.320	0.300	0.320	0.6	0.62
M	0°	10°	0°	10°	0°	10°	0°	10°
N	0.02	—	0.02	—	0.02	—	0.015	—

(MILLIMETERS)

SYMBOL	14 PIN		16 PIN		20 PIN		24 PIN	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	18.87	19.56	18.87	19.81	25.73	26.42	31.57	32.26
B	6.223	6.477	6.223	6.477	6.477	6.731	13.589	13.843
C	3.683	5.080	3.683	5.080	3.683	5.080	4.318	5.234
D	0.387	0.527	0.387	0.527	0.387	0.527	0.387	0.527
F	TYP 1.524		TYP 1.524		TYP 1.524		TYP 1.524	
G	2.286	2.794	2.286	2.794	2.286	2.794	2.286	2.794
H	—	1.905	0.381	1.143	1.397	1.651	1.524	2.286
J	0.229	0.381	0.229	0.381	0.229	0.381	0.229	0.381
K	3.175	3.554	3.175	3.554	3.175	3.554	3.175	3.554
L	7.620	8.128	7.620	8.128	7.620	8.128	15.24	15.75
M	0°	10°	0°	10°	0°	10°	0°	10°
N	5.08	—	5.08	—	5.08	—	3.81	—

## CERAMIC DIP



(INCHES)


SYMBOL	14 PIN		16 PIN		20 PIN		24 PIN	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	—	0.785	—	0.785	—	0.985	—	1.290
B	0.22	0.31	0.22	0.31	0.22	0.31	0.514	0.526
C	—	0.18	—	0.18	—	0.18	—	0.18
D	0.015	0.021	0.015	0.021	0.015	0.021	0.015	0.021
F	0.055	0.065	0.055	0.065	0.050	0.060	0.055	0.065
G	0.09	0.11	0.09	0.11	0.09	0.11	0.09	0.11
H	—	0.098	—	0.08	—	0.08	—	0.098
J	0.008	0.012	0.008	0.012	0.008	0.012	0.008	0.012
K	0.125	0.20	0.125	0.20	0.125	0.20	0.125	0.20
L	0.29	0.32	0.29	0.32	0.29	0.32	0.59	0.62
M	0°	10°	0°	10°	0°	10°	0°	10°
N	0.02	0.06	0.02	0.06	0.02	0.07	0.02	0.06

(MILLIMETERS)

SYMBOL	14 PIN		16 PIN		20 PIN		24 PIN	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	—	19.939	—	19.939	—	25.019	—	32.766
B	5.588	7.784	5.588	7.784	5.588	7.784	13.06	13.36
C	—	4.572	—	4.572	—	4.572	—	4.572
D	0.387	0.527	0.387	0.527	0.387	0.527	0.387	0.527
F	1.397	1.651	1.397	1.651	1.27	1.524	1.397	1.651
G	2.286	2.794	2.286	2.794	2.286	2.794	2.286	2.794
H	—	2.489	—	2.032	—	2.489	—	2.489
J	0.203	0.305	0.203	0.305	0.203	0.305	0.203	0.305
K	3.175	5.080	3.175	5.080	3.175	5.080	3.175	5.080
L	7.366	8.128	7.366	8.128	7.366	8.128	14.986	15.748
M	0°	10°	0°	10°	0°	10°	0°	10°
N	0.051	0.152	0.051	0.152	0.051	0.178	0.051	0.152

# PACKAGE DIMENSION

## SOIC




(INCHES)

SYMBOL	14 PIN		16 PIN		20 PIN		24 PIN	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	0.337	0.344	0.386	0.394	0.496	0.510	0.598	0.614
B	0.15	0.157	0.15	0.157	0.291	0.299	0.291	0.299
C	0.053	0.069	0.053	0.069	0.093	0.104	0.093	0.104
D	0.014	0.019	0.014	0.019	0.014	0.019	0.014	0.019
F	0.027	0.035	0.027	0.035	0.027	0.035	0.034	0.042
G	0.050 BSC		0.050 BSC		0.050 BSC		0.050 BSC	
J	0.007	0.010	0.007	0.010	0.009	0.013	0.009	0.013
K	0.004	0.008	0.004	0.008	0.004	0.008	0.004	0.008
L	0.189	0.205	0.189	0.205	0.368	0.375	0.368	0.375
P	0.228	0.244	0.228	0.244	0.404	0.419	0.404	0.419
M	0°	8°	0°	8°	0°	8°	0°	8°

(MILLIMETERS)

SYMBOL	14 PIN		16 PIN		20 PIN		24 PIN	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	8.55	8.75	9.80	10.10	12.60	13.00	15.20	15.60
B	3.80	4.00	3.80	4.00	7.40	7.60	7.40	7.60
C	1.35	1.75	1.35	1.75	2.35	2.65	2.35	2.65
D	0.35	0.49	0.35	0.49	0.35	0.49	0.35	0.49
F	0.69	0.89	0.69	0.89	0.86	1.07	0.86	1.09
G	1.27 BSC		1.27 BSC		1.27 BSC		1.27 BSC	
J	0.19	0.25	0.19	0.25	0.23	0.32	0.23	0.32
K	0.10	0.20	0.10	0.20	0.10	0.20	0.10	0.20
L	4.82	5.21	4.82	5.21	9.34	9.53	9.34	9.53
P	5.80	6.20	5.80	6.20	10.26	10.65	10.26	10.65
M	0°	8°	0°	8°	0°	8°	0°	8°



NUMERICAL/FUNCTIONAL INDEX	1
FUNCTIONAL INDEX/SELECTION GUIDE	2
TTL CHARACTERISTICS	3
GD74LS FAMILY CIRCUITS	4
GD74S FAMILY CIRCUITS	5
QUALITY ASSURANCE MANUAL	6
ORDERING INFORMATION & PACKAGE DIMENSION	7
GOLDSTAR SEMICONDUCTOR SALES NETWORK	8



# GOLDSTAR SEMICONDUCTOR SALES NETWORK

## ASIA

### KOREA

#### \* KUM SUNG JUN SIN

##### ELECTRONICS CO., LTD.

182-13, Jangsa-Dong, Chongro-Gu  
Seoul, Korea

Tel:02-273-6811-3/274-1911-2  
Fax:02-272-4367

#### \* NAM SUNG ELECTRONICS

70-12 Goe-Dong Choong-Gu  
Daegu, Korea

Tel:053-423-0654  
Fax:053-423-6689

#### \* SAM JIN ELECTRONICS

671-1, Junpo 1 Dong Busanjingu  
Busan, Korea

Tel:051-807-1717 / 1747  
Fax:051-807-6657

#### \* SEOG YUNG ELECTRONICS

182-2, Jangsa-Dong, Chongro-Gu  
Seoul, Korea

Tel:02-273-6781  
Fax:02-273-6597

#### \* SOKCHUN TRADING CO.,LTD.

3112 Sun-In B/D Young San  
K.P.O.Box 1148, Seoul, Korea

Tel:02-273-7877,266-1940  
701-7811/7814  
Fax:02-274-3291

#### \* WOO SUNG

##### SEMICONDUCTOR

5005Ho 22Dong Seonin Sangga  
16-1, Hangangro-2Ga, YongSan-Gu  
Seoul, Korea

Tel:02-273-4730, 272-3874  
701-0291-4  
Tlx:WOOSEM K28711  
Fax:02-701-0295

### HONG KONG

#### \* GOLDSTAR (H.K.) LTD.

Rm. 1501B, World Wide House,  
19, Des Voeux Road, Central,  
Hong Kong.

Tel:5-8456787  
Tlx:89860 GSH HX  
Fax:5-8459416

#### \* LUCKY-GOLDSTAR INT'L LTD.

Rm. 3001, Gloucester Tower  
30th Fl. The Landmark  
Central, Hong Kong

Tel:5-266402/7  
Tlx:62711 LGI HX  
Fax:5-8681460

#### \* FUTURISTIC ELECTRONICS CO., LTD.

Fiat.A-11,7/F Tonic Industrial Center  
No.26, Kai Cheung Rd. Kowloon Bay  
Kowloon,H.K.

Tel:3-796-7968  
Tlx:52882 FETSC HX  
Fax:3-796-7420

#### \* SUN COMPONENTS LTD.

1/F Hang Lung Bank Bldg.  
46-48 Granville Road  
Tsim Sha Tsui, Kowloon, H.K.

Tel:852-3-3118321  
Tlx:55858 ONFLO HX  
Fax:852-3-311-6715

#### \* TECHGROW LTD.

4B Cheerful Comm. Bldg.  
116-118, Ma Tau Wai Rd. Hunghom,  
Kowloon

Hong Kong  
Tel:3-764-3618  
Tlx:32465 TGL HX  
Fax:3-764-1781

### INDIA

#### \* GOLDSTAR CO., LTD.

Room 306-309 Parkash Deep Bldg.  
7, Tolstoy Marg.  
New Delhi 110 001, India  
Tel:91-11-3311899  
Tlx:3161599 LGND IN  
Fax:91-11-3323754

#### \* LUCKY-GOLDSTAR INT'L CORP.

Room 306-309 Parkash Deep Bldg.  
7, Tolstoy Marg.  
New Delhi 110 001, India  
Tel:91-11-3311899  
Tlx:3161599 LGND IN  
Fax:91-11-3323754

#### \* SEMICON TECH

15, Amrut Hansoti Rd.  
Cama lane, Ghatkopar (W)  
Bombay 400 086, India  
Tel:91-22-5114789  
Tlx:1172313 SMC IN  
Fax:91-22-5136940

#### \* SPARTEX SYSTEMS & SERVICES PVT. LTD.

No. 68, Michael Palyam,  
Near Deccan Studio, C.V. Raman Nagar  
Post  
Bangalore 560 093, India  
Tel:91-812-564211  
Tlx:8452190 MLHR IN

### JAPAN

#### \* GOLDSTAR JAPAN CO., LTD.

Hon-Kan 9F. Akasaka Twin Tower  
17-22, 2-Chome, Akasaka, Minato-ku  
Tokyo, Japan  
Tel:03-224-0123  
Tlx:J22873 GSTOKYO  
Fax:03-582-7948

#### \* JAPAN MACNICS CORP.

516, Imaiminami-Cho, Nakahara-Ku  
Kawasaki-City, Kanagawa-Ken, 211  
Japan  
Tel:044-711-0022  
Tlx:28988 JAPMAC J  
Fax:044-711-2214

#### \* OHTORI CORP.

9-8, 5 Chome,  
Nipponbashi, Naniwa-Ku,  
Osaka Japan  
Tel:06-643-1655  
Tlx:526-7218  
Fax:06-633-5212

#### \* OKAMOTO MUSEN CO., LTD. TOKYO BRANCH

3-2-17 Nozawa, Setagay-Ku  
Tokyo 154, Japan  
Tel:03-412-8211  
Fax:03-418-2555

### SINGAPORE

#### \* GOLDSTAR CO., LTD.

8 Shenton Way  
#30-04 Treasury Bldg.  
S'pore 0106  
Tel:65-2243166  
Tlx:RS 29118 GSSPO  
Fax:65-2240721

#### \* LUCKY-GOLDSTAR INT'L CORP.

8 Shenton Way  
#39-03 Treasury Bldg.  
S'pore 0106  
Tel:65-2204566  
Tlx:RS 33922 LGTSPO  
Fax:65-2249049

#### \* DYNAMAR HOLDINGS PTE LTD.

109 Defu Lane 10  
Singapore 1953  
S'pore 1334  
Tel:281-3388  
Tlx:RS 26283 DYNAMA  
Fax:281-3308

# GOLDSTAR SEMICONDUCTOR SALES NETWORK

## THAILAND

### • DYNAMAR COMPUTER PRODUCTS CO., LTD.

444 Ratchadapisek Road Samsenrok  
Hauy Kwang Bangkok 10310  
Thailand  
Tel: 662-511-5104, 511-4809, 511-4331  
Fax: 662-512-1067

## TAIWAN

### \* GOLDSTAR CO., LTD. TAIPEI OFFICE

3F-4, No. 695, Tun Hwa South Road, Taipei  
Taiwan, R.O.C.  
Tel: 02-755-6658  
Fax: 02-702-0687

### \* LUCKY-GOLDSTAR INT'L CORP.

3F-4, NO. 695  
Tun Hwa South Road, Taipei,  
Taiwan, R.O.C.  
Tel: 02-755-6648/6650  
Fax: 02-702-0687

### • BRIGHT UP INDUSTRIES CO., LTD.

12F, NO. 142, Chung-Hsiao  
E. Rd. SEC. 4 Taipei, Taiwan, R.O.C.  
Tel: 02-773-2194/8, 776-5455/9  
Fax: 02-751-9545

### • GOLDEN SEVEN ENTERPRISE CO., LTD.

10th Fl. #95-1 Sung Chiang Rd. Taipei,  
Taiwan, R.O.C.  
Tel: 02-507-1186  
Tlx: 26140 GOSEVEN  
Fax: 02-508-2250

### • LUMAX INT'L CORP., LTD.

14th Fl., 687 Ming Sheng East Rd.  
Taipei, Taiwan, R.O.C.  
Tel: 02-715-5976  
Fax: 02-716-4649  
Tlx: 22607 LUMAX

### • UNITECH DEVICE CORP.

6F-2, No. 142, Chung-Hsiao  
E. Rd. SEC. 4 Taipei, Taiwan, R.O.C.  
Tel: 02-7760560/5  
Fax: 02-7313100

## EUROPE

### AUSTRIA

#### \* LUCKY-GOLDSTAR INT'L CORP.

Mariahilfer Strasses 77-79,  
1060, Wien, Austria  
Tel: 222-933747  
Tlx: 134419 LG INTA  
Fax: 222-933739

#### ° E.S.L. HANDELSGES M.B.H.

Wasagasse 26/3B  
A-1090, Wien, Austria  
Tel: 222-310-1025  
Tlx: 135548 ESL A  
Fax: 222-310-1027

### BELGIUM

#### ° MALCHUS ELECTRONICS

Plantin-moretuslei 172  
B-2018 Antwerpen, Belgium  
Tel: 3-2353272  
Tlx: 33637 MALCH B  
Fax: 3-2711049

### DENMARK

#### ° OLE WOLFF ELEKTRONIK APS.

Rodengvej 25, Dk 4180 Soro.  
Denmark  
Tel: 3-633830  
Tlx: 40294 WOLFF DK  
Fax: 3-630183

### FINLAND

#### ° ELDIS OY

Niittyrinne 6, 02270, Espoo, Finland  
Tel: 0-8039044  
Tlx: 121278 ELDIS SF  
Fax: 0-8039089

### FRANCE

#### \* LUCKY-GOLDSTAR INT'L CORP.

##### PARIS OFFICE

24, Avenue De La Grande-Armee  
75017 Paris, France  
Tel: 1-4766-8888  
Tlx: 840221F LGIPAR  
Fax: 1-4766-1380

#### ✧ AGEREP

7, rue Marcelin Berthelot  
92160 ANTONY, France  
Tel: 1-4666-6033  
Tlx: 204871 GEPSI  
Fax: 1-4096-9226

#### ° COMPTOIR COMMERCIAL D'IMPORTATION

5, rue Marcelin Berthelot  
92160 Antony, France  
Tel: 1-4666-2182  
Tlx: LORESOL 203881  
Fax: 1-4096-9226

## ITALY

#### ° DAEWON EUROPA S.R.L.

Via Ienardo da Vinci, 43  
20090 Trezzano Sul Naviglio  
(Milano), Italy  
Tel: 2-4450042  
Tlx: 323261 DWESKP  
Fax: 2-4450184

#### ° MELCHIONI S.P.A.

Via P. Colletta, 37  
20135 Milano, Italy  
Tel: 2-57941  
Tlx: 320321 MELKO I  
Fax: 2-5461081

## NETHERLANDS

#### ° MALCHUS B.V.

P.O. Box 48  
3100AA Schiedam, Netherlands  
Tel: 10-4277777  
Tlx: 21598 MALCH NL  
Fax: 10-4154867

## NORWAY

#### ° FEIRING ELEKTRONIKK A/S

P.O. Box 101, Bryn,  
0611 Oslo 6, Norway  
Tel: 2-649070  
Tlx: 74592 FEIK N  
Fax: 2-644051

## SPAIN

#### ° INDUTRONIK, S.A.

Angelita Cavello, 9  
28027 Madrid, Spain  
Tel: 1-741-8011  
Tlx: 47821 INTK E  
Fax: 1-742-6831

#### ° LOBER, S.A.

Monte Esquinza, 28  
E-28010 Madrid, Spain  
Tel: 1-410-6821  
Tlx: 49533 TLOB E  
Fax: 1-410-6968

# GOLDSTAR SEMICONDUCTOR SALES NETWORK

## SWEDEN

### ° MIKO KOMPLEMENT AB

Seger Sbyvagen 3  
S-14502 Norsborg, Sweden  
Tel:753-89080  
Tlx:15023 MIKO S  
Fax:753-75340

## SWITZERLAND

### ° ETRONICS AG

Sonnenberg, P.O.B.23  
8103 Unterengstringen, Switzerland  
Tel:1-750-3511  
Tlx:829055 AETR CH  
Fax:1-750-3567

## TURKEY

### ° COMTEC San. ve Tic. Koll. Sti.

Hasanpasa, Ahmet Rasim Sok.  
No. 16 Kadikoy Istanbul, Turkey  
Tel:1-337-2245  
Tlx:29569 ELTS TR  
Fax:1-336-8814

## U.K.

### \* GOLDSTAR CO., LTD.

Goldstar House 264 Bath  
Road Slough Berkshire SL1 4EW  
Tel:44-753-691888  
Tlx:846284 GSUK G  
Fax:44-753-693061

### \* LUCKY-GOLDSTAR INT'L (U.K.)LTD.

1-FI, Califton House 83-89  
Uxbridge Rd. Ealing  
London W5 5TA, U.K.  
Tel:840-7111  
Tlx:21765 LGIUK G  
Fax:840-1658

### ° KORD DISTRIBUTION LTD.

Watchmoor Road Camberley  
Surrey GU15 3AQ., U.K.  
Tel:276-685741  
Tlx:859919 KORDIS G  
Fax:276-691334

## W. GERMANY

### \* GOLDSTAR Deutschland GmbH

Zentrale Ratingen  
HarkortstraBe 41  
D-4030 Ratingen  
Tel:02102-4987-0  
Tlx:8585262 GSDG D  
Fax:02102-49-9662

### \* LUCKY-GOLDSTAR INT'L (Deutschland) GmbH

Lyoner Stern Bldg.  
Hahnstrasse 70  
D-6000 Frankfurt Am Main 71  
W.Germany  
Tel:69-663-0070  
Tlx:4185337 LGIF D  
Fax:69-666-6865

### ° BECK GmbH & CO.

ELEKTRONIK  
Brauelemente KG. Postfach  
91,02 80 8500 Nuernberg 91, W.Germany  
Tel:0911-34050  
Tlx:622334 BECK D  
Fax:0911-340528

### \* GOLDSTAR TECHNOLOGY, INC. EASTERN AREA OFFICE

1821 Walden Office Square, Suite 426  
Schaumburg, IL 60173  
Tel:312-397-0004  
Fax:312-303-1121

### \* GOLDSTAR TECHNOLOGY, INC. WESTERN AREA OFFICE

6576 Corte Cisco  
Carlsbad, CA 92008  
Tel:619-931-7641  
Fax:619-931-9628

## ALABAMA

### ° EMA WESTERN REGIONAL OFFICE

309 Jordan Lane N.W.  
Huntsville, AL 35805  
Tel:205-830-4030  
Fax:205-830-1947

### ° RESISTACAP, INC.

P.O. Box 14069  
11547 S.Memorial Parkway  
Huntsville, AL 35815  
Tel:205-883-4270  
Fax:205-881-7624

## OCEANIA

## AUSTRALIA

### ° NOVOCASTRIAN ELECTRONIC SUPPLIES PTY LTD.

24 Broadmeadow Rd. Broadmeadow  
NSW, 2292, Australia  
Tel:49-62-1358  
Fax:49-62-2005

## AFRICA

## EGYPT

### ° HELIOPOLIS EST FOR IMPORT AND ELECTRICAL CONTRACTS

13 El Somal St. El Korpa, Heliopolis  
P.O. Box 610 H.W.  
Tel:860793/674986  
Tlx:20348 MOMA

## ARIZONA

### ° ADDED VALUE ELECTRONIC DISTRIBUTION, INC.

7741 East Gray Road. Suite #9  
Scottsdale, AZ 85260  
Tel:602-951-9788  
Fax:602-951-4182

## CALIFORNIA

### ° HADDEN ASSOCIATES, INC.

4710 Rusner St. Suite H  
San Diego, CA 90111  
Tel:619-565-1944  
Fax:619-565-1802

### ° MAGNA SALES

3333 Bowers. Suite 251  
Santa Clara, CA 95054  
Tel:408-727-8753  
Fax:408-727-8573

### ° ADDED VALUE ELECTRONIC DISTRIBUIION, INC.

6397 Nancy Ridge Road  
San Diego, CA 92121  
Tel:619-558-8890  
Fax:619-558-3018

## NORTH AMERICA

## U.S.A.

### \* GOLDSTAR TECHNOLOGY, INC.

1130 East Arques Avenue,  
Sunnyvale CA 94086  
Tel:408-737-8575  
Fax:408-737-0186

# GOLDSTAR SEMICONDUCTOR SALES NETWORK

## ° ALL AMERICAN SEMICONDUCTOR, INC.

2360 Gume Drive, Suite B  
San Jose, CA 95131  
Tel:408-943-1200  
800-222-6001  
Fax:408-943-1393

## ° JACO ELECTRONICS, INC.

2880 Zanker, Suite 202  
San Jose, CA 95134  
Tel:408-432-9290  
Fax:408-432-9298

## ° CYPRESS ELECTRONICS

2175 Martin Ave.  
Santa Clara, CA 95050  
Tel:408-980-2500  
Fax:408-986-9584

## ° ALL AMERICAN SEMICONDUCTOR, INC.

369 Van Ness Way, #701  
Torrance, CA 90501  
Tel:213-320-0240  
800-669-8300  
Fax:213-320-7207

## ° ADDED VALUE ELECTRONIC DISTRIBUTION, INC.

1582 Parkway Loop, Unit G  
Tustin, CA 92680  
Tel:714-259-8258  
Fax:714-259-0828

## ° ADDED VALUE ELECTRONIC DISTRIBUTION, INC.

3320 East Mineral King, Unit D  
Visalia, CA 93291  
Tel:209-734-8861  
Fax:209-734-8865

## ° ADDED VALUE ELECTRONIC DISTRIBUTION, INC.

31194 LaBaya #100  
Westlake Village, CA 91362  
Tel:818-889-2861  
Fax:818-889-2472

## COLORADO

### ° A.V.E.D.-ROCKY MOUNTAIN, INC.

4090 Youngfield Street  
Wheat Ridge, CO 80033  
Tel:303-422-1701  
Fax:303-422-2529

## CONNECTICUT

### ° PARK DISTRIBUTORS

347 Railroad Avenue  
Bridgeport, CT 06604  
Tel:203-366-7200  
Fax:205-881-7624

## FLORIDA

### ¤ LAWRENCE ASSOCIATES, INC.

711 Turnbull Avenue  
Altamonte Springs, FL 32701  
Tel:407-339-3855  
Fax:407-767-0973

### ¤ LAWRENCE ASSOCIATES, INC.

5021 N.Dixie Hwy.  
Boca Raton, FL 33431  
Tel:407-368-7373  
Fax:407-394-5441

### ¤ LAWRENCE ASSOCIATES, INC.

1417 Malabar Lakes Drive N.E.  
Palm Bay, FL 32905  
Tel:407-984-0669  
Fax:407-951-0908

### ¤ LAWRENCE ASSOCIATES, INC.

1131 US 19 South  
Palm Harbor, FL 34864  
Tel:813-787-2773  
Fax:813-787-2654

### ° ALL AMERICAN SEMICONDUCTOR, INC.

16251 N.W. 54th Avenue  
Miami, FL 33014  
Tel:305-621-8282  
Fax:305-620-7831

### ° ALL AMERICAN SEMICONDUCTOR, INC.

5009 Hiatus Road  
Sunrise, FL 33351  
Tel:305-572-7999  
Inside FL: 800-432-6838  
Outside FL: 800-327-6237  
Fax:305-749-9229

### ° JACO ELECTRONICS, INC.

1202 Tech. Blvd., Suite 201  
Tampa, FL 33619  
Tel:813-628-4665  
Toll Free from N.FL & GA:800-265-JACO  
Fax:813-626-8185

## GEORGIA

### ¤ EMA

#### EASTERN REGIONAL OFFICE

620 Colonial Park Drive  
Roswell, GA 30075  
Tel:404-992-7240  
Fax:404-993-3426

## ILLINOIS

### ¤ TRISTAR

930 Lee St.  
Elk Grove Village, IL 60007  
Tel:312-593-0200  
Fax:312-364-6507

### ° ADVENT ELECTRONICS, INC.

7110-16N. Lyndon Street  
Rosemont, IL 60018  
Tel:312-298-4210  
Fax:312-297-6650

### ° Q.P.S. ELECTRONICS, INC.

101 East Commerce Dr.  
Schaumburg, IL 60173  
Tel:312-884-6620

## INDIANA

### ° ADVENT ELECTRONICS, INC.

8446 Molier Road  
Indianapolis, IN 46268  
Tel:317-872-4910  
Fax:317-872-9987

## IOWA

### ° ADVENT ELECTRONICS, INC.

682 58th Ave. Ct. S.W.  
Cedar Rapids, IA 52404  
Tel:319-363-0221  
Fax:319-363-4514

## MARYLAND

### ° JACO ELECTRONICS, INC.

10270 Old Columbia Road  
Columbia, MD 21048  
Tel:301-995-6620  
Fax:301-995-6032

### ° ALL AMERICAN SEMICONDUCTOR, INC.

14636 Rothger Drive  
Rockville, MD 20850  
Tel:301-251-1205  
800-426-0420  
Fax:301-251-8574

## MASSACHUSETTS

### ¤ ALPHA OMEGA SALES CORP.

325 Main Street, Suite 301  
North Reading, MA 01864  
Tel:508-664-1118  
Fax:508-664-3212



# GOLDSTAR SEMICONDUCTOR SALES NETWORK

## ✧ ALPHA OMEGA SALES CORP. NORTH CAROLINA

10-G Roessler Road  
Woburn, MA 01801  
Tel:617-933-0237  
Fax:617-938-8416

## ◦ ALL AMERICAN SEMICONDUCTOR, INC.

107 Audubon Rd., Suite 104  
Wakefield, MA 01880  
Tel:617-246-2300  
800-874-2834  
Fax:617-246-2305

## MICHIGAN

### ◦ ADVENT ELECTRONICS, INC.

24713 Crestview Ct.  
Farmington Hills, MI 48331  
Tel:313-477-1650  
Fax:313-477-2830

## MINNESOTA

### ✧ COMPONENTS GROUP CORP.

45 Groveland Terrace  
P.O./Box 3978  
Minneapolis, MN 55403  
Tel:612-374-1250  
Fax:612-374-5434

### ◦ ALL AMERICAN SEMICONDUCTOR, INC.

8053 E. Bloomington Fwy., #102  
Minneapolis, MN 55420  
Tel:612-884-2220  
Inside MN:800-223-7364  
Outside MN:800-342-7364

## NEW YORK

### ✧ ERA

364 Veterans Memorial Hwy.  
Commack, NY 11725  
Tel:516-543-0510  
Fax:516-543-0758

### ◦ JACO ELECTRONICS, INC.

145 Oser Avenue  
Hauppauge, NY 11788  
Tel:516-273-5500  
Fax:516-273-5528

### ◦ ALL AMERICAN SEMICONDUCTOR, INC.

711-2 Koehler Avenue  
Ronkonkoma, NY 11779  
Tel:516-981-3935  
Inside NY:800-637-7769  
Outside NY:800-874-2830  
Fax:516-981-3947

### ✧ EMA RALEIGH OFFICE

6604 Six Forks Road  
Suite 204  
Raleigh, NC 27609  
Tel:919-846-6888  
Fax:919-847-7360

## OHIO

### ◦ CAM RPC

749 Miner Road  
Highland Hts., OH 44143  
Tel:216-461-4700  
Fax:216-461-4329

## OKLAHOMA

### ✧ LOGIC ONE

6550 East 71st, Suite B  
Tulsa, OK 74133  
Tel:918-494-0765

## PENNSYLVANIA

### ✧ CMS MARKETING

715 Twining Road  
Dresher, PA 19025  
Tel:215-885-4424  
Fax:215-885-3736

### ◦ CAM RPC ELECTRONICS

620 Alpha Drive  
Pittsburgh, PA 15238  
Tel:412-782-3770  
Fax:412-963-6210

## TEXAS

### ✧ LOGIC ONE

11149 Research Blvd.  
Suite 110  
Austin, TX 78759  
Tel:512-345-2952  
Fax:512-346-5309

### ✧ LOGIC ONE

4606 FM 1960 West  
Suite 418  
Houston, TX 77069  
Tel:713-444-7594  
Fax:713-444-8236

### ✧ LOGIC ONE

200 East Spring Valley  
Suite AA  
Richardson, TX 75081  
Tel:214-234-0765  
Fax:214-669-3042

### ◦ A.V.E.D.-SOUTHWEST, INC.

6448 Hwy 290 East. #A103  
Austin, TX 78723  
Tel:512-454-8845  
Fax:512-459-8043

### ◦ A.V.E.D.-SOUTHWEST, INC.

4470 Spring Valley Road  
Dallas, TX 75244  
Tel:214-404-1144  
Fax:214-404-1194

### ◦ ALL AMERICAN SEMICONDUCTOR, INC.

1819 Firman Drive. #127  
Richardson, TX 75081  
Tel:214-231-5300  
800-541-1435  
Fax:214-437-0353

## WISCONSIN

### ✧ TRISTAR

16655 W. Bluemond Road  
Suite 390  
Brookfield, WI 53005  
Tel:414-782-2670  
Fax:414-782-2187

## UTAH

### ◦ A.V.E.D.-ROCKY MOUNTAIN, INC.

1836 Parkway Blvd.  
West Valley City, UT 84119  
Tel:801-975-9500  
Fax:801-977-0245

## WASHINGTON

### ◦ JACO ELECTRONICS, INC.

15014 N.E. 40th St.  
Bldg. 'O' Unit 202  
Redmond, WA 98052  
Tel:206-881-9200  
Fax:206-881 9777

## CANADA

### BRITISH COLUMBIA

#### ✧ VITEL ELECTRONICS CALGARY OFFICE

4211 Kingsway, Suite #314  
Burnaby, British Columbia  
V5H 126  
Tel:604-439-1136  
Fax:604-439-0195

\* : Sales Offices

✧ : Sales Representatives

◦ : Sales Distributors

● : Sales Representatives/Distributors

---

# GOLDSTAR SEMICONDUCTOR SALES NETWORK

---

## ONTARIO

✧ VITEL ELECTRONICS  
OTTAWA OFFICE  
300 March Rd., Suite #301  
Kanata, Ontario K2K 2E3  
Tel: 613-592-0090  
Fax: 613-592-0182

## SOUTH AMERICA

### MEXICO

° DICOPEL  
Tochtil 368 Fracc. Ind.  
Sn. Antonio, Azcapotzalco  
C.P. 02760 Mexico, D.F.  
Tel: 561-3211  
Fax: 561-1279

✧ VITEL ELECTRONICS  
TORONTO OFFICE  
5925 Airport Rd., Suite #610  
Mississauga, Ontario L4V 1W1  
Tel: 416-676-8720  
Fax: 416-676-0055

## QUEBEC

✧ VITEL ELECTRONICS  
HEAD OFFICE - MONTREAL  
2235 Ormesime Gagnon  
Lachine, Quebec H8T 9Z7  
Tel: 514-636-5951  
Fax: 514-636-5526



**Technopia** 인간과 기술의 만남

PRINTED IN KOREA MAY 1989 DT 89505-00486



**GoldStar**

HEAD OFFICE : #20, YOIDO-DONG, YEONG DEUNG PO-GU, SEOUL, KOREA, 150

YOIDO P.O. BOX 335 SEOUL KOREA

TEL: INTERNATIONAL 787-3811~3819

DOMESTIC 787-3801~3807

INFORMATION 787-3114

TLX: GSRADIO K23751 SEOUL FAX: 787-3400

FACTORY : #171 IMSOODONG, GUMI KYUNGSANGBUKDO, KOREA

TEL: (0546)462-7651, 7661, TLX: GOLDSEM K54413

FAX: (0546)462-7668

GOLD STAR: #1130 EAST AROUES AVENUE SUNNYVALE, CA94086

TECHNOLOGY TEL: (408) 737-8575, TLX: 176835 LKYGS SUVL.

LTD. FAX: (408) 737-0186